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Abstract
Historically, the microelectronics industry has scaled down CMOS transistor
dimensions in order to increase operating speeds, decrease cost per transistor, and free up
on-chip real estate for additional chip functions. There are numerous challenges involved
with scaling transistors down to the near term 32 nm node, and beyond. These challenges
include short gate lengths, very thin gate oxides, short channel effects, quantum effects,
band-to-band tunneling from source to drain, Gate Induced Drain Leakage,
Fowler-Nordheim tunneling, and increasing dopant concentrations.
Field effect transistor circuits augmented with tunnel diodes lead to decreased
circuit footprints, decreased device count, improved operating speeds, and lower power
consumption without the need to solve current CMOS scaling challenges. Recently,
N-on-P Si/SiGe resonant interband tunnel diodes (RITD) have been monolithically
integrated with CMOS transistors. To further improve the benefits of RITD augmented
circuits, P-on-N RITDS and all-Si RITDs were developed. Reported maximum
peak-to-valley current ratios (PVCR), a key quantitative parameter of TDs, of 1.32 and
3.02 were measured, respectively.
Since integrated circuits operate at elevated temperatures, the I-V characteristics
of various TDs were measured at temperatures ranging from room temperature up to
200oC. Three figures of merit were extracted; (i) peak current density (JP), (ii) valley
current density (JV), and (iii) PVCR. Normalizing over their respective values at room
temperature allowed for direct comparison between the various TD structures. This
method allowed the author to determine that all devices show a similar JP response.
However, the Si/SiGe RITD structure was overall least sensitive to temperature
variations.
Furthermore, to design and optimize TD augmented circuits, a SPICE compatible
model was developed. Past models have discontinuities, kinks in their slopes, difficult
parameters to extract, unknown parameters, no closed form solutions, and/or poor fits to
measured data. For this work a modified version of the S. M. Sze model with a superior
match to experimental data, for Si based Esaki tunnel diodes (ETD) was developed.
Using the developed model, several circuits were simulated, which were broken up into
two groups. The first group of circuits is comprised of one TD and one of the following;
(i) resistor, (ii) NMOS transistor, or (iii) TD. Finally, the behaviors learned from the
simple circuits were used to simulate several TD augmented circuits such as (i) ADC
comparator, (ii) TSRAM, (iii) and four basic logic gates.
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CHAPTER 1

Introduction and Motivation
Historically, the microelectronics industry has scaled down CMOS transistor
dimensions in order to increase operating speeds, decrease cost per transistor, and free up
on-chip real estate for additional chip functions. There are numerous challenges involved
with scaling transistors down to the 32 nm node, and beyond. Due to large channel
doping, short gate lengths, and very thin gate oxides – transistors are becoming
dominated by short channel and quantum effects. Specifically, band-to-band tunneling
from source to drain, Gate Induced Drain Leakage (GIDL), and Fowler-Nordheim
tunneling (FN-tunneling) and direct tunneling of carriers between the gate and channel
will dominate transistor characteristics without implementing new materials and device
structures. Additionally, shrinking gate lengths and increasing dopant concentrations will
make the transistors much more sensitive to varying numbers of dopant atoms in the
channel region [1-4].
There are additional challenges related to DRAM and SRAM memory
technologies. For DRAM, maintaining adequate storage capacitance and small transistor
current leakages is becoming very difficult. Additionally, new materials with small sheet
resistances for the word and bitlines will be needed in order to maintain desired operating
speeds. SRAM is mainly having difficulties with maintaining adequate noise margins,
minimizing soft errors, and there are significant lithography & etch issues to
overcome [1].

1

Tunnel Diodes (TD) are being investigated as a CMOS augmentation technology.
Integrating TDs leads to several advantages over an all-CMOS circuit design, at the same
technology node.

First, many common circuits can be simplified by significantly

reducing device counts (some reductions exceed 80%) [5-9,11,19]. This directly results
in a smaller on-chip footprint, freeing up space for other functions. Also, with a reduced
device count, fewer contact cuts and metal lines are needed. This has several benefits
such as smaller parasitic resistances and capacitances.
Historically, the power supply for FET driven circuits has been reduced as part of
an effort to reduce power dissipation per transistor. Tunnel diode (TD) augmented
circuits continue this trend by operating with even smaller voltage supplies and lower
leakage currents, reducing the static power dissipation further [26, 27]. Finally, tunnel
diodes have been shown to exhibit fast switching speeds, thereby increasing the operating
frequency that circuits may be operated at.
Tunnel diodes discussed in this thesis are vertical devices. Currently, much of the
work in Si-based systems has gone into developing resonant interband tunnel diodes
(RITD) with the n-type layer on top of the p-type layer, referred to as an N-on-P RITD
[10-28]. Further space savings can be made by developing an RITD structure with the ptype layer on top of the n-type layer, referred to as a P-on-N RITD. Such an RITD
structure could be placed directly on top of the source/drain region of an NFET.
Currently, the N-on-P RITD must be placed within the p-select region of an n-well [22,
26]. One goal of this study is to develop a P-on-N RITD structure for use in augmented
circuits.

2

In order to design circuits for use on commercial products, quantitative models
need to be developed. There are several extant physics and empirical based models.
However, they have many difficulties including, but not limited to, (i) convergence
issues, (ii) discontinuities, (iii) unknown parameters, and (iv) complex equations without
closed form solutions. Additionally, circuits often operate at elevated temperatures,
sometimes as high as 100oC, or greater. SPICE models that effectively model TDs,
including at elevated temperatures, are needed by circuit designers in order to effectively
design, characterize, and implement TD augmented circuits.

1.1.

Organization of the Thesis
Chapter 2 of this thesis will discuss basic theory and physics related to the

structure and operation of TDs. This theory and structure will be expanded upon in
Chapter 3, which will discuss the development of two types of RITDs. The first half of
the chapter will discuss the development of P-on-N Si/SiGe RITDs, then the development
of a Si RITD, and the effect of anneal time on device characteristics.
High temperature measurements (0oC up to 200oC) on optimal N-on-P Si/SiGe
RITD structure and proximity diffused ETDs are presented in Chapter 4. The results are
then used in Chapter 5 to explore the viability of TD models developed by others. The
chapter will then proceed with the development of a new model, which contains
temperature variability and is Verilog-based SPICE compatible.
Finally, Chapters 6 and 7 utilize the models developed for this thesis to simulate
simple and complex circuits, respectively. Load line analysis techniques will be used to
qualitatively verify the simulation results of the simple circuits. The simple circuit results
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are then used to verify the results of the complex circuits.

The complex circuits

simulated include analogue-to-digital converter comparators, tunneling SRAM cell, and
basic logic gates. All simulations are performed using SIMUCAD’s Gateway (version
2.6.4.R) circuit simulation suite.
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CHAPTER 2

Tunnel Diodes
This chapter discusses basic quantum mechanical tunneling theory and its
application towards TDs. The operation of three types of TDs is presented; (i) Esaki
tunnel diodes (ETD), (ii) resonant tunnel diodes (RTD), and (iii) resonant interband
tunnel diodes (RITD). Of particular interest for this thesis are ETDs and RITDs, both of
which are the subjects of research in this thesis.

2.1.

Tunnel Diode Benchmarks
A tunnel diode is a two terminal device that may be bipolar or unipolar in its

current composition (referring to electrons or holes).

At large biases, current flow

follows thermal diffusion current characteristics similar to that of traditional diodes.

Current

However, there are several large deviations in current flow at small and reverse biases.

IP

Peak

Valley
IV
VP

VV

Voltage
Fig. 2.1.

Generic I-V characteristic for TDs. Peak and valley characteristic parameters
are labeled.
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The reverse bias breakdown is 0 V. Increasing bias slightly above 0 V results in a
sharp increase in tunneling current.

Further increasing bias causes the current to

decrease, forming a region of negative differential resistance (NDR). A typical, generic,
I-V characteristics curve may be seen in Error! Reference source not found..

JP =

IP
A

(1)

JV =

IV
A

(2)

There are three basic parameters used to characterize TD characteristics; (i) the
peak, (ii) the valley, and (iii) the peak-to-valley current ratio (PVCR). The peak and
valley voltages are referred as VP and VV, respectively. The peak and valley currents (IP
and IV) are often divided by the cross-sectional area (A) to obtain the effective current
density of the devices, Eqs. (1) and (2). Ideally, JP and JV are independent of device
geometries.

PVCR =

IP J P
=
IV J V

(3)

The PVCR of a TD can be calculated using Eq. (3). The PVCR of a TD that
exhibits NDR must be greater than 1. PVCR is often used as the primary characteristic of
TDs.

2.2.

Quantum Mechanical Tunneling
In classical mechanics, in order for a particle to overcome a barrier, it must be

infused with a quantity of energy that is greater than the energy of the barrier. Otherwise,
the particle will hit the barrier, and bounce backwards off of it. However, in quantum
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mechanics particles must obey Schrödinger’s Wave Equation, Eq. (4a), which is a partial
differential equation involving a time derivative and Hamiltonian operator (Ĥ), Eq. (4b).
ih

∂Ψ
= Hˆ Ψ
∂t

h2 2
ˆ
H =−
∇ +V
2m

(4a)

(4b)

This equation ties together the wave-like and particle-like nature of mass and
energy where ħ is Plank’s constant by 2π, t is time, Ψ is the wave function, m is the mass
of the particle, and V is a potential of the barriers and/or wells. The 1-dimensional Time
Independent Schrödinger Equation (TISE) can be generated by assuming time (i) and
space (i) variables are separable, Eq. (5).
Ψ ( x , t ) = ψ ( x ) f (t )

(5)

Applying Eq. (5) into Eq. (4a), and separating the variables,
Hˆ ψ ( x ) = Eψ ( x )

(6)

When the mass of a small particle approaches a finite barrier whose energy is
greater then the particle, the wave function describing the particle’s motion will penetrate
the barrier. If the barrier is thin enough, the particle may “tunnel” through it, and end up
on the other side. As shown in Fig. 2.2, a particle with energy E, has an associated wave
function. When the wave function “hits” the potential barrier, of height V0, the wave
function decays exponentially and then exits the barrier on the other side. Recall that

ψ*ψ is equal to the probability of finding the particle in any particular position at time
“t”. The extension of the wave function into and beyond the barrier indicates that there is
a statistical probability related to the particle tunneling through the barrier.
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(Region I)
Fig. 2.2.

(Region II)

(Region III)

Schematic diagram of a quantum particle and its corresponding wave
function. The particle approaches a potential barrier, and has a probability of
tunneling through it. Adopted from McKelvey [4].

An analytical solution can be found using the TISE differential equation. First,
independent solutions to each of the three labeled regions are assumed to be linear
combinations of complex exponentials, Eq. (7a-c).
Region I : ψ I ( x ) = A exp ( ik I x ) + B exp ( −ik I x ) ; k I =

2m E
h

Region II : ψ II ( x ) = C exp ( k II x ) + D exp ( −k II x ) ; k II =
Region III : ψ III ( x ) = F exp ( ik III x ) ; k III = k I =

2m E
h

2m V0 − E
h

(7a)

(7b)

(7c)

Where E is the energy of the particle, i is imaginary number, and A, B, C, D, F are
constants. The following requirements are used as boundary conditions; (i) particle
conservation requires continuity of ψ(x) and (ii) momentum conservation requires the
continuity of the first derivative of ψ(x) [2,3]. Since there are only 4 equations with 5
unknowns, constants B, C, D, and F can only be solved with respect to A (the initial
incoming particle). However, the tunneling probability (Τ) is a function of F/A, and
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therefore can be analytically solved (Eq. 8). Where kII is the wave number of the particle
inside the barrier, and W is the width of the barrier.
*

1
⎛F⎞ ⎛F⎞
Τ=⎜ ⎟ ⎜ ⎟=
2
V0
⎝ A ⎠ ⎝ A ⎠ 1+ ⎛ 1 ⎞
sinh 2 ( k IIW )
⎜ ⎟
−
E
V
E
4
)
⎝ ⎠ ( 0

(8)

This property of quantum mechanical tunneling can be employed by diodes, or
diode-like structures in order to achieve the characteristic “N” shape I-V curve. The
potential barriers are formed from the forbidden bandgap of semiconductors. The three
basic types of TDs are (i) Esaki Tunnel Didoes (ETD), (ii) Resonant Tunnel Diodes
(RTD), and (iii) and Resonant Interband Tunnel Diodes (RITD).

2.3.

Esaki Tunnel Diode
In the 1950’s, intensive investigation into the internal field emission of pn

junctions in semiconductor materials was being performed. Of great interest was the
relationship of the I-V characteristics and doping concentration of the p and n type
regions. Chenoweth, and other research groups, systematically increased the doping
concentration in pn junctions, looking at breakdown voltages.

With large enough

concentrations, the breakdown was shifted to below 1 V. These diodes would start to
conduct a greater current density in reverse bias than in forward bias, earning them the
name of Reverse Diodes. Once the doping levels became degenerate for both terminals,
Esaki began to notice a breakdown of 0 V in reverse bias. The forward bias characteristic
would initially rise to a IP, then exhibit NDR and fall to an IV, and than rise again in the
traditional thermal current. This is typical “N” shape characteristic was the first direct
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observation of quantum mechanical tunneling, earning Esaki the Nobel prize in Physics
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(a) I-V characteristic, and schematic band diagram for (b) reverse bias, (c)
equilibrium, (d) peak tunneling current, (e) minimum direct tunneling current,
and (f) thermal current for a generic ETD.

Looking at the progression of the band structure for an ETD, the I-V
characteristics become clear, Fig. 2.3a. Without any applied bias, Fig. 2.3c, the Fermi
energy is flat and is above EC on the n-type side, and below EV on the p-type side.
Qualitative carrier density versus energy curves are provided for electrons and wholes.
The pn junction has a very sharp bend. In reverse bias, Fig. 2.3b, Zener tunneling occurs
immediately, allowing for large amounts of current to flow. With a small amount of
forward bias, electrons occupying states below Ef in the n-side can begin tunneling to
unoccupied (holes) states above EF on the p-side, Fig. 2.3d. Eventually, EC on the n-side
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is shifted above EV on the p-side, which stops direct tunneling, Fig. 2.3e. However, the
current does not drop down to 0 A; instead, carriers tunnel via indirect paths resulting in
an excess current (topic discussed in more detail in Chapter 5). Finally, after a large
enough bias is applied, the pn junction starts to behave like a standard diode, and a
thermal current begins to flow, Fig. 2.3f.
The doping profiles need to be very sharp so that the tunnel barrier, primarily the
bending of the bands, is very sharp and on the order of 10 nm thick or less. This helps to
promote a high probability of tunneling, and therefore a large IP. Often, the tunnel barrier
is approximated as triangular in shape. The tunneling probability through such a barrier
is discussed in more detail in chapter 4. However, the procedure for calculating the
tunneling probability is the same, except that the Wentzel-Kramers-Brillouin (WKB)
approximation is used for the sloped portion of the potential.
Additional affects to the tunneling probability depends on whether the
semiconductor is a direct or indirect bandgap. Indirect bandgap materials require the
addition of a momentum shift, usually from phonon interactions, in order to tunnel from
the conduction band to valence band. Phonon-assisted tunneling is statistically less
probable, and therefore JP and consequently the PVCR is smaller than it would be for a
direct bandgap material.

2.4

Resonant Tunnel Diode
Unlike the bipolar ETDs, RTDs utilize only electrons (most common) or holes.

These devices are formed with a series of narrow/wide/narrow/wide/narrow bandgap
semiconductors.

The wide bandgap material forms two tunneling barriers, between
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which a narrow bandgap material forms a quantum well.

When the well is of an

appropriate thickness, one or more discrete quantum states will be formed, Fig. 2.4a.
When a bias is applied such that a quantum state lines up with occupied states in the
conduction band, Fig. 2.4b, a large amount of current will flow. A slightly larger bias
will cause the occupied states to no longer be aligned with a quantum state in the
quantum well, resulting in a decrease in current, Fig. 2.4c. With a larger bias, electrons
will just flow right over the top of the tunnel barrier, creating a diode-like I-V
characteristic.

Fig. 2.4.

Schematic band diagrams (a-b) and IV characteristic (d) of a generic RTD.
Band diagram at (a) equilibrium, (b) IP, and (c) IV are shown. Figure adopted
from McKelvey [4].

As can be seen, this device is symmetric. Therefore, the forward and reverse bias
I-V characteristics are equal in magnitude. In order for tunneling to occur, the tunnel
barriers must be on the order of 3 nm to 10 nm thick. The heterojunction must be
extremely sharp, on the order of less than 2.5 nm.

The most common method of

fabrication for RTDs uses molecular beam epitaxy (MBE), which can achieve these vary
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sharp junctions and grow high quality crystals. Since at least two semiconductor systems
are needed, III-V systems that are lattice matched are typically used.
2.5

Resonant Interband Tunnel Diode
RITDs are a mix of ETDs and RTDs. They are bipolar devices, with quantum

wells in both the n and p sides. Like RTDs, the quantum states in the wells must be
aligned in order for current to flow. When the states are misaligned, a minimum in
current will occur. However, like ETDs, a large enough bias will cause a thermal current
to flow like a normal diode. Additionally, this device is asymmetric, and therefore the
reverse current does not match forward characteristics.

The quantum wells can be

formed in two main ways. Using multiple semiconductors, a quantum well in the n and p
type regions can be formed, similarly to RTDs, Fig. 2.5.

Fig. 2.5.

Schematic diagram of an RITD proposed by Sweeny and Xu [5]. Quantum
wells are formed with heterojunctions, similarly to RTDs.

Another method utilizes δ-doping planes, Fig. 2.6. Like a normal ETD, the n-type
and p-type terminals are heavily doped. However, in the middle there would be an
intrinsic layer (i-layer), that ultimately forms the tunnel barrier. On either end of the ilayer, a theoretically perfect plane of dopant atoms (n-type for the cathode side, and ptype for the anode side) is placed. This causes triangular wells to form, Fig. 2.6, on both
sides of the i-layer.
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Fig. 2.6.

(a) Schematic band diagram of a generic RITD device, via δ-doping planes as
proposed by Sweeny and Xu [5]. The quantum wells are triangular in shape.
(b) The descrete energy levels and corresponding wave functions for a
triangular well, adopted from Gossman [6].

All of the RITDs discussed in this thesis are Si-based and use δ-doping planes to
form the quantum wells. This device was first developed in Si by Rommel, et al. [1], and
further developed by Jin, et al. [7].
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CHAPTER 3

Development of Si/SiGe P-on-N RITDs and Si RITDs
This chapter discusses the development of RITDs. First, a brief over view of the
historical development of Si and Si/SiGe RITDs is discussed, starting with the first
device fabricated by Rommel, et al. [2] in 1998.

Then the work performed for

developing P-on-N Si/SiGe RITDs is presented. This study includes a look at the effect
of the tunnel barrier composition, and the P δ-doping concentration, used to form the
electron quantum well. Finally, development work on Si RITDs, including the effect of
anneal time will be presented. Key parameters of interest are JP and PVCR.

3.1.

Historical Development
In 1998, Rommel et al., fabricated the first Si/SiGe RITD [2]. Low-Temperature

Molecular Beam Epitaxy (LT-MBE) was used to grow the RITD, using B as the p-type
dopant and Sb as the n-type dopant. A PVCR of 1.5 was achieved. Reducing substrate
temperatures during growth, and modifying dopant concentrations, layer thicknesses, and
switching to P for the n-type dopant improved device characteristics.
Only B has been used for p-type doping, whereas Sb and P have been used for the
n-type doping. The dopant species used are limited by processing considerations, and not
electrical properties.

Injector (cladding) dopant concentration and thickness are

engineered to minimize parasitic resistances, and should not interfere with the δ-doping
plane and tunnel barrier. Typically, concentrations have ranged from 2×1019 cm-3 to
greater than 1020 cm-3. The thicknesses have been varied between 100 nm and 250 nm.
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The δ-doping planes need a large area concentration, with a very narrow full width half
maximum (FWHM). Literature has reported concentrations ranging from 5×1013 cm-2 to
3×1014 cm-2, with FWHM of 3 nm to 5 nm. The tunnel barrier may incorporate Ge,
typically 0% to 50%, with thicknesses of 2 nm to 16 nm. It is critical that the tunnel
barrier region has very low defect densities and doping concentrations.

Table 3.1. Published reports of RITD Structures. For a complete description of the
devices, review reference [2,3-5,6] starting from the left.
N-type Dopant
P-type Dopant
Injector Conc.
(1019 cm-3)
Injector Thickness
δ-doping Conc.
(1014 cm-2)
δ-doping FWHM
(nm)
Tunnel Barrier
Thickness (nm)
Tunnel Barrier Ge
Conc.
PVCR

Rommel,
APL 1998
Sb
B
Sb = 4.0
B = 2.0
100 nm
Sb = 3.0
B = 0.7

Rommel,
EDL 1999
Sb
B
Sb = 2.0
B = 4.0
100 nm
Sb = 3.0
B = 0.7

Thompson,
APL1999
Sb
B

3-5

Hobart,
JvstB00
Sb
B

Duschl,
EL 1999
P
B

Jin, TED
2006
P
B

Sb > 10.0

3*1014 cm--2

4.0

5.0

100 nm
Sb = 3.0
B = 3.0

100 nm
Intrinsic w/cap
1020 cm-3

100 nm
P = 0.5
B = 1.0

100 nm
P = 1.0
B = 1.0

3-5

3-5

3-5

5

3

4&6

2&4

6

6

6

6

50%

0%

0%

0%

1.54

1.42

2.05

1.7

0%, 30%,
50%
4.2

40%
3.8

The target parameters for the best Si/SiGe RITD structure to date are as follows,
whose cross-section can be seen in Fig. 3.1. Both injector concentrations should be
5×1019 cm-3, with a thickness of 100 nm. A δ-doping concentration of 1×1014 cm-2
encloses an intrinsic layer (i-layer) that consists of 4 nm of SiGe and 2 nm of Si. The
tunnel barrier is defined by the i-layer thickness which can be adjusted to tailor the JP [6].
These TDs are similar to those reported by Jin, et al. [6], first fabricated by Rommel, et
al. [1], with the composite i-layer tunnel spacer of SiGe (4 nm) and Si (2 nm).
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100 nm n+ Si

P δ-doping plane

2 nm undoped Si
4 nm undoped Si0.6Ge0.4
1 nm

p+

B δ-doping plane

Si0.6Ge0.4

80 nm p+ Si

Fig. 3.1.

Circuit schematic symbol (left) and device structure schematic (right) of
optimized Si/SiGe RITD. Thickness of undoped spacer layer, between the 2
δ-doping planes, can be adjusted to tailor current density.

After growth of the RITD structure, via LT-MBE, fabrication commences at RIT.
Samples are annealed by rapid thermal anneal (RTA). The temperature is ramped at
100oC/sec up to the target temperature which is generally between 500oC and 800oC.
Then, mesas are formed using an SF6/CHF3 reactive ion etch, with Al used as the etch
mask, providing electrical isolation. The I-V characteristics were then measured using a
Keithley 4200 Semiconductor Parameter Analyzer.
In 2003, Sudirgo was the first to integrate RITDs with CMOS transistors [7,8].
Recall that the RITD structure used has the p+ anode on the bottom.

Therefore,

integrating the two technologies required that the RITDs be grown within a LOCOS
oxide opening on top an implanted p-select region. The RITD has a very low thermal
budget. Therefore, the CMOS front-end processing was completed as normal, before any
RITD processing or integration occurs. Oxide openings are formed, designating the
location of the RITDS, and LT-MBE growth is done. After the RITDs are annealed and
etched, back-end processing is completed. A schematic cross-section can be seen in Fig.
3.2.
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Al

Al

Al

LTO

Gate
RITD

LOCOS
n+-select

n+-select

p+-select

P-Well
Fig. 3.2.

3.2.

Cross-section schematic diagram of RITD integrated with NMOS. RITD is
grown on top of p+ well, with LOCOS isolation. A P-on-N RITD could be
integrated directed on top of a source/drain region of an NMOS transistor.
Diagram is not to scale.

P-on-N Si/SiGe RITD Development
Large space savings can be achieved by integrating the RITD directly on top of

the source/drain (S/D) region of the NMOS transistor. Currently, the optimized structure
is an N-on-P RITD structure, referring to the p-type terminal being located at the bottom
of the device structure. Therefore, that particular RITD must be integrated on top of a p+
well. With a P-on-N RITD structure, the n-type terminal would be on the bottom
allowing for integration directly on top of an NMOS S/D region, Fig. 3.3.
The schematic device structure, Fig. 3.4, for the P-on-N RITD is the same as the
traditional N-on-P version flipped upside down. As mentioned above, sharp doping
profiles are needed for good I-V characteristics. Factors that affect doping profiles
include (i) semiconductor material (Si vs. SixGe1-x), (ii) target doping concentration, (iii)
doping species, and (iv) substrate temperature during growth. The substrate temperature
was kept at the lowest value for which a low defect crystal can be grown. This minimizes
surface segregation, which broadens doping profiles upwards towards the semiconductor
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surface [10,11].

Dopant species have differing surface segregation.

Boron and

Phosphorous have the smallest surface segregation for p-type and n-type dopants,
respectively.

LTO
Al

Al

Gate
RITD

n+-select

n+-select

P-Well
Fig. 3.3.

Schematic diagram of P-on-N RITD integrated directly on top of NMOS S/D
region. Diagram is not to scale.

100 nm p+ Si
1 nm p+ SiGe

B δ-doping plane

X nm Undoped SiGe

Y nm Undoped Si

P δ-doping plane

100 nm

Fig. 3.4.

n+

Si

Circuit symbol (left) and device structure schematic (right) of P-on-N RITD.
Various thicknesses for undoped SiGe (X nm) and Si (Y nm) were grown.
Several target P δ-doping plane concentrations were also grown.
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Two experiments were performed by varying the (i) thicknesses of the undoped Si
and SiGe layers, and (ii) the area concentration of the P δ-doping plane. In the first
experiment, the undoped SiGe (labeled as X nm) layer was grown to thicknesses of 4 nm,
2 nm, and 3 nm. The undoped Si layer was grown to thicknesses of 2 nm, 4 nm, and 3
nm, respectively. The target P δ-doping area concentration was 1.00×1014 cm-2. For the
second experiment, both undoped layers were held constant at 4 nm. The P δ-doping
concentrations were changed to 1.00×1014 cm-2, 1.50×1014 cm-2, 1.25×1014 cm-2. Table
3.2 displays the details of these 2 experiments. Rows 1 to 3 refer to experiment 1, and
rows 4 to 6 refer to experiment 2.

Table 3.2. Targeted thicknesses and concentrations used for experiment 1 (rows 1 to 3)
and experiment 2 (rows 4 to 6).
Sample #
1
2
3
4
5
6

3.2.1

Undoped SiGe Undoped Si P δ-doping
(1014 cm-2)
(X nm)
(Y nm)
4
2
1.00
2
4
1.00
3
3
1.00
4
4
1.00
4
4
1.50
4
4
1.25

Undoped Si and SiGe layer Thicknesses Experiment
Each sample was broken into 4 pieces which were annealed at 650oC, 700oC,

750oC, and 800oC. After Al (with 1% Si) contacts were deposited, and mesas were
etched (for electrical isolation), I-V measurements were made. I-V characteristic for
sample #2, Fig. 3.5, is representative of the other two samples in this experiment. There
is no discernible trend in the I-V characteristics with respect to the anneal temperature.
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Sample #2
Anneal Temperature
o
650 C
o
700 C
o
750 C
o
800 C

2

Current Density (kA/cm )

40

30

Different size
device

20

10

0
0.0

0.2

0.4

0.6

0.8

Voltage (V)
Fig. 3.5.

I-V characteristics for Sample #2 annealed at 650oC, 700oC, 750oC, and
800oC, respectively. There is no discernible trend with anneal temperature.

1.25

2

10
Sample #1
Sample #2
Sample #3
2

Current Density (kA/cm )

1.20

N-on-P RITD
Sample #1
Sample #2
Sample #3

PVCR

1.15

1.10

1.05

1.00

0.95

0

650

700

750

10

800
o

Fig. 3.6.

1

10

650

700

750

800
o

Anneal Temperautre ( C)

Anneal Temperature ( C)

(a)

(b)

(a) PVCR, and (b) JP versus anneal temperature for samples #1, #2, and #3.
There is a small downward trend in PVCR and JP with respect to increasing
anneal temperature. Standard N-on-P RITD results included in JP.
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The PVCR and JP exhibit a small downward trend with respect to anneal
temperature, Fig. 3.6, for each P-on-N RITD in this study. This trend is very noisy. The
PVCR for a standard N-on-P RITD (not shown) consistently increases with anneal
temperature. This indicates that the structure is not properly optimized. There is a clear
decreasing trend in JP and JV versus the thickness of undoped SiGe in the i-layer, Fig. 3.7,
for the pieces annealed at 800oC. This indicated that larger undoped Si thicknesses in the
i-layer improve device characteristics. It is well documented that the surface segregation
of P increases rapidly as the Ge content increases. Therefore, moving the SiGe layer
further away from the P δ-doping layer will help to limit the amount of dopants to diffuse
into the i-layer, keeping the doping profile very sharp. This led the researchers to hold
the SiGe and Si i-layer thicknesses at 4 nm for the second experiment.
o

Anneal Temperature = 800 C
1.07
2

JP
JV

3.5

1.06

PVCR

1.05

3.0

1.04

2.5

1.03

2.0

1.02

1.5
1.0

PVCR

Current Density (kA/cm )

4.0

1.01

Undoped Si (nm)
4

3

2

2

3

4

1.00

Undoped SiGe (nm)
Fig. 3.7.

The maximum ILatch (right axis) and VDD (left axis) versus temperature. ILatch
data points were fitted with a quadratic. VDD was fitted with a line.
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3.2.2 P δ-doping Concentration Experiment
Similarly to the previous experiment, each sample was broken into 4 pieces which
were annealed at 650oC, 700oC, 750oC, and 800oC. After Al (with 1% Si) contacts were
deposited via sputtering. Mesas were etched (for electrical isolation), I-V measurements
were made. I-V characteristic for sample #5, Fig. 3.8, is the best working device for this
example. Increasing the anneal temperature decreased the current density and shifted the
peak and valley to smaller biases.

The inset graph shows PVCR versus anneal

temperature, which exhibits no trend.

Sample #5
100
Anneal Temperature
o

Current (mA)

75

650 C
o
700 C
o
750 C
o
800 C

50
1.40
1.35

25

PVCR

1.30
1.25
1.20
1.15
1.10

650

700

750

800
o

Anneal Temperature ( C)

0
0.0

0.5

1.0

1.5

Voltage (V)
Fig. 3.8.

I-V characteristics of Sample #5 for the anneal temperatures of 650oC, 700oC,
750oC, and 800oC. The inset shows the PVCR versus anneal temperature.

The IP and PVCR versus P δ-doping concentration can be seen in Fig. 3.9.
Quadratic line fits are shown for both data sets. IP increased with concentration until the
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PVCR started to increase. In conclusion, increasing the undoped Si layer thickness and
the P δ-doping concentration improves the I-V characteristics.

IP

45

1.3

PVCR

1.2

35
30

PVCR

IP (mA)

40

1.1
25
20

1.00

1.25

1.50
14

1.0

-2

P δ-doping (10 cm )
Fig. 3.9.

3.3.

IP and PVCR versus P δ-doping concentrations. Each data set was fitted with
a quadratic line.

Si RITD Development
To avoid the added complexities of utilizing SiGe layers, all Si RITDs were

grown, Fig. 3.10a. However, those structures used Sb instead of P as the n-type dopant.
This study also looks at the effect of anneal times up to 10 min.
The schematic device structure of the RITDs fabricated for this study is shown in
Fig. 3.10a. Highly doped p-type substrates (<0.005 Ω-cm) were prepared with a surface
clean, and immediately placed under vacuum within the MBE reactor. A 1 nm, undoped
Si layer was grown with a substrate temperature of 650°C. The substrate was then cooled
to 500°C during the subsequent growth of 250 nm of p+ Si (1.00×1018 cm-3). The silicon
growth was stopped, and the B δ-doping plane was formed while dropping the substrate
temperature to 320°C; where it remained for the rest of the growth. An undoped spacer
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layer of 6 nm of Si was grown on top of the B δ-doping plane. The P δ-doping plane was
grown, followed by 100 nm of n+ Si (1.00×1018 cm-3). Finally, three sets of P δ-doping
planes and undoped Si layers were grown to form the cathode contact layers. Two
devices were grown with different P δ-doping concentrations, Fig. 3.10b, of
0.75×1014 cm-2 (TD1) and 1.00×1014 cm-2 (TD2).
17.5 nm

Undoped Si

Multi-P δ-doped contact layers

2.5 nm

Undoped Si
P δ-doping Plane

-2

Device P-δ-doping (cm )

n+ Si

100 nm

TD1
TD2

P δ-doping Plane
6 nm

Undoped Si

14

0.75x10
14
1.00x10

(b)

B δ-doping Plane
p+ Si

250 nm

(a)
Fig. 3.10. (a) Schematic device structure of the Si RITD grown. (b) P δ-doping
concentrations used for TD1 and TD2.

Initial experimentation found that the optimal rapid thermal anneal (RTA)
temperature is below 6000C. Further experimentation by Park at Ohio State University
found that the optimal anneal temperature is 575°C. Two different RTA times of; (1) 5
min. at 575°C and (2) 10 min. at 575°C, were performed on TD1 and TD2. Un-annealed
samples (as-grown) were processed for comparison. A lift-off photolithography process
was used to form the Al cathode contacts. A reactive ion etch using CHF3/SF6 chemistry
was used to etch mesas, thereby electrically isolating devices from each other.
deposited on the backside of the sample was used as the anode contact.
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Al

3.0
2

Current Density (kA/cm )

2

Current Density (kA/cm )

1.5

1.0

0.5
Anneal Conditions
As-grown
o
575 C, 5 min
o
575 C, 10 min

0.0
0.0

0.2

0.4

2.5
2.0
1.5
1.0
0.5
0.0
0.0

0.6

Voltage (V)

Anneal Conditions
As-grown
o
575 C, 5 min
o
575 C, 10 min

0.2

0.4

0.6

Voltage (V)

(a)

(b)

Fig. 3.11. IV characteristics of (a) TD1 and (b) TD2 for (1) as-grown, (2) 5 min., and (3)
10 min anneal times, performed at 575oC. PVCR and JP increases with anneal
time.

The IV characteristics of TD1 and TD2 are shown in Fig. 3.11 (a) and (b),
respectively. In general, PVCR and JP of both TD1 and TD2 increases with anneal time.
Table 3.3b lists JP versus anneal time for TD1 and TD2. TD1 has a smaller JP than TD2.
After 10 minutes of annealing, TD1 shows a large increase in JP (1.62 kA/cm2). JP for
TD2 increases linearly with anneal time, up to 2.91 kA/cm2. Also provided in the table is
the best device reported in Ref. [9], which is of the same order of magnitude as TD1 and
TD2. The PVCR for both devices, Table 3.3b, increases with anneal time. The as-grown
PVCRs for TD1 and TD2, 2.48 and 2.57 respectively, is larger than the best reported
device in Ref. [9], with a PVCR of 2.08. The PVCR for TD1 and TD2 increases up to
2.75 and 3.02 for the 10 min. anneal times, respectively.

28

Table 3.3. (a) JP results for TD1 and TD2. Ref. [9] shows similar magnitude in current
density. (b) PVCR results for TD1 and TD2. The as-grown PVCR is larger
than Ref. [9], and increases with anneal time.
Time (min.)
JP (kA/cm2)
Anneal TD1
TD2
Ref. [6]
As-grown 1.42
1.98
2.39
5 1.34
2.46
10 1.62
2.97

Time (min.)
Anneal TD1
As-grown 2.48
5 2.72
10 2.75

(a)

PVCR
TD2
Ref. [6]
2.57
2.08
2.96
3.02

(b)

In conclusion, JP and PVCR increase when anneal time is increased from 5 min.
to 10 min. After a 10 minute anneal, the maximum JP and PVCR values for TD1 and
TD2 are 1.62kA/cm2, 2.91 kA/cm2, 2.48, and 2.57, respectively. For TD2, JP increased
linearly with anneal time. For TD1 and TD2, most of the improvements in PVCR occur
within the first 5 minutes of annealing. PVCR continues to increase after 5 minutes of
anneal, but at a slower rate.

3.4.

Conclusion
P-on-N RITDs that exhibited NDR were fabricated. In general, increasing anneal

temperature decreased JP and PVCR.

Increasing the SiGe and decreasing the Si

components of the i-layer decreased JP. A maximum PVCR of 1.06 was achieved with
SiGe/Si thicknesses of 3nm/3nm. The P δ-doping concentration has an undetermined
effect on JP. However, PVCR increased up to 1.33 with a P δ-doping concentration of
1.5×1014 cm-3.
For the Si RITDS, JP and PVCR increase when anneal time is increased from 5
min. to 10 min. After a 10 minute anneal, the maximum JP and PVCR values for TD1
and TD2 are 1.62kA/cm2, 2.91 kA/cm2, 2.48, and 2.57, respectively.
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For TD2, JP

increased linearly with anneal time. For TD1 and TD2, most of the improvements in
PVCR occur within the first 5 minutes of annealing. PVCR continues to increase after 5
minutes of anneal, but at a slower rate.
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CHAPTER 4

High Temperature DC Characterization of Si/SiGe RITD and
Proximity Diffused ETD
This chapter discusses the DC characteristics of Si/SiGe RITDs and proximity
diffused ETDs at temperatures ranging from room temperature (298K) up to 200°C
(473K). Key parameters under investigation are PVCR, JP, and JV as a function of
temperature.

The normalized JP values will be compared with a physics-based model.

The normalized JV of the devices measured for this study is also compared to ETDs and
Si/SiGe RITDs fabricated at various other facilities. These results are used in Chapter 5,
for the development of a SPICE simulator compatible model.

EFn
EC

Eg

E

p+

C

Theoretical Current vs. Temperature Response

Energy

4.1.

EFp
n+

EV

position

(a)

(b)

Fig. 4.1. (a) ETD band structure and (b) energy barrier seen by an electron tunneling
through the pn junction. Both structures are approximated as triangles.

As the temperature of the TD is increased, the magnitude of the current will also
increase.

To understand this effect on the tunneling current, the peak tunneling
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probability (associated with JP) will be analyzed. The band structure near the pn-junction
for both ETDs and RITDs, can be approximated as triangular, as well as the tunnel
barrier as shown in Fig. 4.1. The tunneling current equation developed by Kane [1,2] in
Eq. 4.1a, assumes that the TD is formed from a direct bandgap semiconductor.
Jt =

q2 E
36π h 2

2mm*
× D × Tt
Eg

(4.1a)

⎛ 4 2m* E 3 2 ⎞
m g
⎟
Tt = exp ⎜ −
3qhE ⎟
⎜
⎝
⎠

(4.1b)

where Tt is the tunneling probability, E is the average electric field in the depletion region
as given by Eq. 4.2, mm* is the average effective mass of electrons and holes given by Eq.
4.3, D is an integral incorporating the Fermi-Dirac distribution functions (FC and FV)
shown in Eq. 4.4, and Eg is the bandgap.
E=

q(ψ bi − VP ) N A, D
4ε s

(4.2)

where Ψbi is the built in potential of a pn-junction, VP is the peak voltage of a TD, and εs
is the permittivity of the semiconductor in use.
⎛ 1
1 ⎞
m = 2⎜ * + * ⎟
⎝ me mlh ⎠

−1

*
m

⎡
⎛ 2E
D ≡ ∫ [ FC ( E ) − FV ( E ) ] ⎢1 − exp ⎜ − S
⎝ E
⎣

(4.3)
⎞⎤
⎟ ⎥ dE
⎠⎦

(4.4)

where ES is the energy of an electron in the conduction band minus the conduction band
energy level.
With high doping levels the exponential, which is the approximate tunneling
probability, will dominate any changes in Jt with respect to temperature. Recall that the
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bandgap of a semiconductor decreases as temperature increases.

As the bandgap

decreases Tt will become larger. The net result is an increase in JP.
At about 500K ni = 3x1014 cm-3, which is much less than the doping levels of
these TDs. Therefore n = Nd in the n-type electrode and p = Na in the p-type electrode.
In other words, as the temperature increases the bandgap decreases. The bandgap forms
the tunnel barrier. Since the tunneling probability is exponentially related to the inverse
barrier thickness, significant increases in JP are expected as the temperature increases.
The VP can be calculated from Eq. 4.5 [3], where Vn’ and Vp’ are defined by
Eq. 4.6 [4].
VP =

Vn' =
V p' =

E fn − EC
q
EV − E fp
q

=

kT
q

kT
=
q

Vn' + V p'

(4.5)

3

⎡ ⎛ n ⎞ −2 3 ⎛ n ⎞⎤
⎢ln ⎜
⎟+2 ⎜
⎟⎥
N
C
⎝
⎠
⎝ N C ⎠⎦
⎣
⎡ ⎛ p
⎢ ln ⎜
⎣ ⎝ NV

⎞ −2 3 ⎛ p ⎞⎤
⎟+2 ⎜
⎟⎥
⎠
⎝ NV ⎠ ⎦

(4.6)

Where Efn and Efp are the Fermi levels of the n-type and p-type electrodes, respectively.
NC and NV are the effective density of states for the conduction and valence band,
respectively. The density of states increases more rapidly than kT/q with respect to
temperature. Therefore, Vn’ and Vp’ get smaller as temperature increases, driving VP to
lower voltages.
The JV is mainly dependent upon the excess current and diffusion current. The
excess current utilizes deep level traps within the forbidden bandgap, formed via defects,
in order to increase the tunneling probability. It is therefore reasonable to expect an
increase in excess current with an increase in temperature. Furthermore, the diffusion
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current, discussed below, may also be significant in determining JV.
current also increases with temperature.

The diffusion

Therefore, JV will also increase with

temperature, possibly faster than JP.
The post-valley current is dominated by the standard diffusion current, Eq. 4.7
and 4.8, associated with non-degenerately doped pn-junctions.
⎛ qV ⎞
J diffusion ≈ J 0 exp ⎜
⎟
⎝ kT ⎠

(4.7)

⎛ Dp
D ⎞
J 0 = qni2 ⎜
+ n ⎟
⎜N L
⎟
⎝ d p N a Ln ⎠

(4.8)

For a given applied bias, the saturation current density, J0, increases at a faster rate than
the exponential. The increase in J0 results from the exponential growth in ni, increase in
Dn,p, and a decrease in Ln,p. This increase dominates Jdiffusion, thereby increasing the postvalley current. It is expected that the diffusion current increases more rapidly than the
excess current, thereby shifting VV to smaller values.
With a high enough temperature, ni becomes comparable to, and eventually
dominates the carrier concentrations. This causes the device too look more and more like
intrinsic silicon. At 500K, ni is approximately 3x1014 cm-3, which is much less then the
doping in the TDs being measured. Measurements were not made above 480K, keeping
carrier concentrations dominated by doping concentrations.

4.2.

Devices Structures and Experimental Setup

The RITDs, Fig. 4.2, consist of degenerately doped p+ and n+ Si injector regions
with B and P concentrations of 5×1019 cm-3, respectively. The active region is inserted
between the injectors and incorporates p and n δ-doping regions surrounding an intrinsic
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100nm n+ Si
X nm undoped Si
Y nm undoped Si0.6Ge0.4
1 nm

p+

P δ-doping plane
X/Y i-layer
B δ-doping plane

Si0.6Ge0.4

80 nm p+ Si
p+ Si Substrate
Fig. 4.2. Si/SiGe RITD Device structure, grown via LT-MBE.

Si-based tunneling spacer layer.

The tunnel barrier thickness is fundamentally defined

by this i-layer. These TDs are similar to those reported by Jin, et al. [6,7], first fabricated
by Rommel, et al. [5], with the composite i-layer tunnel spacer of Si (X nm) and SiGe (Y
nm) varied to study their influence on temperature effects, as shown in Table 4.1. Three
different X nm/Y nm composite thicknesses were grown using LT-MBE: 1 nm/3 nm
(TD4), 2 nm/4 nm (TD6, and 4 nm/4 nm (TD8).

Table 4.1. Composition and thicknesses of i-layers used for the RITDs in this study.

Device
TD4
TD6
TD8

i -Si
(X nm)
1
2
4

i -SiGe
(Y nm)
3
4
4

i -layer
(nm)
4
6
8

The ETDs were fabricated by Krom [8] using a proximity spin-on glass diffusion
technique used by Wang, et al. [9]. The dopant sources employed used Emulsitone’s
Phosphorosilicafilm (n-type) and Borofilm (p-type) spin-on glass dopants. The process
commences by saturating the Si surface with P using a proximity diffusion technique.
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t1 p+ Si
t2 n+ Si
n+ Si Substrate

Fig. 4.3. ETD fabricated by rapid thermal proximity diffusion.
A Si wafer coated with the spin-on glass dopant is separated by a ~400 µm air gap from
the device wafer. The composite is then rapid thermal annealed by ramping up at
300C/sec to 8500C for 1 sec. This was followed by an additional drive-in at 8500C for 90
seconds. The B dopant was then introduced using the same technique, excluding the
drive-in step.

The overall device structure is shown in Fig. 4.3. The peak dopant

concentrations are expected to be of the order of 1×1020 cm-3 with a junction depth of
~10 nm. Degenerately doped ETDs with abrupt junctions have depletion widths less than
10 nm. Therefore, the ETD is still approximately a long base.
Fabrication of the RITD and ETD devices commenced by forming mesas for
electrical isolation using an SF6/CHF3 reactive ion etch, with Shipley 1813 photoresist as
the etch mask. Aluminum with 1% Si was used for contact formation; deposited via
sputtering or thermal evaporation for the RITDs or ETDs, respectively. The I-V
characteristics were then measured using a Keithley 4200 Semiconductor Parameter
Analyzer. The temperature of the heat chuck was controlled by an ΩE Omega CSC32-J
bench top controller. A thermocouple was mounted in direct contact with the wafer for
all measurements.
Initial measurements were taken at room temperature and used as reference
points, with subsequent readings in 10K increments from 303K to 473K.

The room

temperature JP was measured as 2.2 kA/cm2, 3.1 kA/cm2, 0.30 kA/cm2, and 1.0 A/cm2 for

36

TD4, TD6, TD8, and ETD, respectively. Room temperature PVCR values of 2.3, 3.0,
3.3, and 1.8 were determined for TD4, TD6, TD8, and ETD, respectively. The values of
each parameter were normalized with respect to their respective values at room
temperature.

This normalization technique allows for direct comparison of key

parameters, which vary as much as three orders of magnitude, between all devices.

4.3.

Measured TD characteristics vs. Temperature

Fig. 4.4 shows that the current density of the four devices studied varies over
three orders of magnitude. Thinner i-layer thicknesses result in higher current densities.
This trend reverses when the i-layer becomes too small and is discussed in more detail by
Jin, et al. [7]. The ETDs have lower current densities than all of the RITDs. The PVCR
of the devices ranges from 1.8 up to 3.3. This wide range of device characteristics will
lead to the extrapolation of general trends regarding the behavior of proximity diffused Si
ETDs and MBE grown Si/SiGe RITDs.
4
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PVCR = 2.98
2
JP = 3.1 kA/cm
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2
JP = 2.2 kA/cm
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PVCR = 3.31
2
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2
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0.0
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1.0
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Fig. 4.4. I-V characteristics of RITDs and ETD used in this study.
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4.3.1. I-V Characteristics of TDs vs. Temperature

The I-V characteristics of TD8 and ETD are shown Fig. 4.5. The current density
increases with temperature over the entire bias range. The JV increases at a faster rate
than JP, causing the PVCR to decrease with respect to temperature. Even though NDR is
present for all devices over the entire temperature range, it may disappear if the
temperature becomes high enough. The VP and VV voltages decrease with increasing
temperature. These qualitative observations agree with the predictions made above.
Additionally, the results do not depend upon the direction of temperature change, or the
length of time spent at that temperature.

1.6

0.4

38
4K

449K
414K
384K

0.1

8K
29

356K
324K

0.1

0.2

0.3

38
3K

0.8
0.6

473K
443K
413K
383K
353K
323K
296K

0.4
0.2

298K

0.0
0.0

1.0

0.4

0.5

0.6

Voltage (V)

0.0
0.0

29
6K

471K

3K

2

0.2

1.2

47

Current Density (A/cm )

0.3

471
K

2

Current Density (kA/cm )

1.4

0.1

0.2

0.3

0.4
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Fig. 4.5. I-V characteristics for TD8 (a), and ETD (b). For both devices the current
density for all biases increases. VP and VV shift to lower voltages. JV increases
at a faster rate than JP, therefore the PVCR must decrease with temperature.
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4.3.2. PVCR vs. Temperature
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Fig. 4.6. Decreasing PVCRs with increasing temperature for all four TDs.
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Fig. 4.7. PVCR normalized over their respective values at 313K versus temperature. The
RITDs decrease at the same rate. The ETD device decreases faster than the
RITDs.
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The variation in PVCR as a function of temperature is illustrated in Fig. 4.6. The
PVCR of TD4, TD6, TD8, and the ETD devices at 373K (typical high end operating
temperature of many integrated circuits) are 2.0, 2.6, 2.9, and 1.4 respectively. As seen
in Fig. 4.6, extrapolating over the given temperature range indicates there is a critical
temperature (Tcritical) at which the PVCR will equal 1. The Tcritical for each device is
above 473K, and increases linearly with larger initial (room temperature) PVCRs. The
PVCR normalized at 313K are shown in Fig. 4.7. The PVCR for the RITD structures all
decrease at the same rate. The PVCR for the ETD device decreases at a faster rate.

4.3.3. Normalized JP vs. Temperature

1.20

JP/JP(T= 313K)

1.15
1.10

Model (Eq 1)
TD4
TD6
TD8
ETD

1.05
1.00
0.95

300 325 350 375 400 425 450 475
Temperature (K)

Fig. 4.8. JP normalized at 313K. The rate of increase is approximately the same for all
TDs measured. The solid line is calculated from the tunneling probability
portion of Eq 4.1, including a fitting coefficient of ¼ within the exponential.
The model starts to break down at ~400K.

Fig. 4.8 displays JP normalized at 313K for all TDs. All of the normalized JP
curves overlay each other, showing a universal temperature response.
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The small

deviation of the ETD curve is expected to be a result of parasitics from the test setup, and
probe contacts. The solid line was calculated from the tunneling probability, Eq 4.1a.
The equation was modified slightly with an empirical fitting coefficient of ¼ within the
exponential. This coefficient helps to account for the reduction in tunneling probability
associated with phonon assisted indirect tunneling in silicon. The model fits the data well
up to about 400K. Above this temperature the model significantly overestimates the
measured results.

The effective mass of holes and electrons become heavier with

temperature, but were held constant for the calculations made above. Larger effective
masses reduce tunneling probabilities, correcting some of the error seen in the curve.

4.3.4. Normalized Jv vs. Temperature

The normalized JV results in Fig. 4.9 show that JV increase more quickly than the
normalized JP, which results in the drop in PVCR seen in Fig. 4.6 and Fig. 4.7. The
RITD normalized JV curves change at the same rate, whereas the ETD structure increases
more rapidly. This explains why the normalized PVCR for ETD devices decreases more
rapidly than the RITDs. Fig. 4.10 overlays normalized JV values for TDC and ETD as
well as data from other published studies. This data includes (i) another rapid thermal
proximity diffused ETD [10], (ii) an MBE grown ETD [11], and (iii) another Si/SiGe
RITD (i-layer of 3 nm) [10]. The ETD fabricated by Wang, et al. [9] exhibits the
strongest temperature dependence compared to all other devices studied. The ETDs
studied by Wernersson, et al. [11], and fabricated for this study display a temperature
sensitivity that is slightly stronger than the RITD structures. Si/SiGe RITD normalized
JV exhibits the weakest temperature dependence compared to all other TDs in this study.
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Fig. 4.9. Jv normalized at 313K. The rate of increase is the same for all RITDs, which is
smaller than that of the ETD.
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Fig. 4.10. Normalized Jv at 295K of 2 devices from this study, and 3 TDs fabricated
elsewhere. The proximity diffused ETDs have a stronger temperature
dependence with respect to the RITD structures (including the device fabricated
by Jin [10].
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4.4. Conclusion

In conclusion, the RITD structures are less sensitive to temperature variations,
and maintain larger PVCRs, making these structures the best qualified for memory and
digital logic applications through integration with Si FETs. Normalizing key parameters
allowed for direct comparison of various TD structures with current densities ranging
over three orders of magnitude.

This technique exposed a universal behavior in

normalized tunneling current (JP) versus temperature, which can be used as the basis of
an experimentally based model. JV for RITDs and ETD showed well behaved trends that
can also be employed in an empirically based model. Normalized JV results clearly show
that RITDs are the least sensitive to temperature variations. The modified normalized
tunneling probability model agrees with the data up to ~400K, at which point it begins to
overestimate the measured results.
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CHAPTER 5

Empirical Tunnel Diode Model Developed For SPICE DC
Simulations
This chapter discusses large signal DC interband tunnel diode models for use with
PSPICE simulation tools. There are two basic types of models: (1) physics-based [1-6],
and (2) empirical fits [7-13]. This chapter will give an overview of the physics-based and
empirical fit models developed by others. Then, a modified version of the S.M. Sze
model [11] created by the author will be discussed in detail. The modified model will be
applied to the proximity diffusion ETD discussed in Chapter 4. Temperature effects will
also be included in the final model. The following chapters (Chapters 6 and 7) will
utilize this model for circuit simulations.

5.1.

Introduction
The physics-based models are mathematically intensive to calculate and require

parameters that are not easily measured, extracted, or calculated. Integrals that are a
function of bias voltage, temperature, bandgap, density of states, and quasi-Fermi energy
levels are unavoidable.

The integrals have no closed form solutions and require

numerical solutions at every bias point along an I-V curve.
The direct tunneling model for ETDs discussed in Section 4.1., was developed by
Kane [1]. Recall that the tunnel barrier is approximated as triangular, with a tunneling
probability given by Eq. 5.1b, which does not include phonon assisted tunneling in
indirect bandgap semiconductors. The full tunneling current is given by Eq. 5.1a, where
D is calculated numerically from Eq. 5.2.
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Jt =

q2 E
36π h 2

2mm*
× D × Tt
Eg

(5.1a)

⎛ 4 2m* E 3 2 ⎞
m g
⎟
Tt = exp ⎜ −
3qhE ⎟
⎜
⎝
⎠
⎡
⎛ 2E
D ≡ ∫ [ FC ( E ) − FV ( E ) ] ⎢1 − exp ⎜ − S
⎝ E
⎣

(5.1b)

⎞⎤
⎟ ⎥ dE
⎠⎦

(5.2)

The above equations were used to calculate JP of Ge ETDs over a range of doping
levels by Demmassa, et al. [3], and Meyerhofer, et al. [4]. The results agreed very well
with measured data, as seen in Fig. 5.1. To enable Eq. 5.1a use with indirect bandgaps, Tt
must be modified to include the assistance of phonon energy (EP). This is accomplished
by changing Eg to (EG + EP), in Tt.

Fig. 5.1.

JP for Ge ETDs vs. doping concentration. Theoretical results were calculated
using Eq. 5.1a. Figure was obtained from [11], page 426.

46

The excess current is more difficult to model. The same difficulties as with the
tunneling current exist, with the addition of several factors. Since the excess current
occurs while the conduction band on the n-side is above the valence band on the p-side,
there is no direct tunneling path. Therefore, carriers must tunnel to an intermediate state
within the forbidden band gap, above the valence band. Then, they must recombine,
giving off their energy as a photon or phonon. Several possible tunneling paths are
depicted in Fig. 5.2.

EFn
EC

A
C

n+

B

EFp

EV
Fig. 5.2.

p+

Tunneling via available states within the forbidden bandgap. These tunneling
patterns give rise to the excess current. The magnitude of current is largely
dependent upon the density of states within the bandgap.

The excess tunneling current was first modeled by Chenoweth [5], using paths A
and B shown in Fig. 5.2. The form of the excess current is similar to Eq. 5.1a, where the
density of states used is the density of states within the bandgap, which arise from
impurities (such as metals) within the semiconductor and crystalline defects. Since these
defects are process induced, it is extremely difficult to measure and predict their density.
Therefore, a defect density must be chosen to fit the measured data.
A recent study by Rivas, et al. [6] suggests that direct tunneling (even for indirect
bandgap semiconductors) and the inclusion of gap states in the contact regions result in
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the best fits.

There are many other assumed parameters in the model, leading to

discrepancies between calculated results and measured.
In the end, the complexity of the models makes them impractical for use in circuit
simulations. This leads many researchers to use empirical fits. The simplest is a list of
measured data points from a TD, where linear approximations are used for
interpolations [7]. This method inherently will not be perfectly smooth. This issue,
along with inherent difficulties with simulating NDR characteristics can lead to
simulation stability issues.
More complex fits have been proposed; such as (1) the use of multiple discrete
devices (diodes, switches, current sources, resistors, and capacitors) [8,9], and (2)
complex polynomial and trigonometric functions [11,12]. Although the use of discrete
devices is simple for simulation via SPICE, it is difficult to determine all of the
parameters needed. Polynomial functions are easy to work with; however, high order
polynomials (six orders or higher) are needed for good fits [10]. The I-V characteristics
are also divided into multiple sections, leading to kinks or even discontinuities in the
simulated curve. Additionally, the fits cannot be trusted at all beyond the fitting range.
There is no difficulty obtaining the coefficients needed for best fits using this method, but
there is no relationship to physical properties or structure.
Trigonometric and exponential functions help reduce discontinuities, and smooth
out the curve fits. These functions re-introduce some physical parameters, such as JP, JV,
VP, and VV. Some parameters may be difficult to obtain. The functions are more limited
in their ability to model various I-V shapes. Two such models, one reported by S. M. Sze
[11] and the other by Yan [12], will be discussed in more detail in sections 5.2 and 5.3,
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respectively. A modified version of the S. M. Sze model was developed by the author,
and compared to the other models in sections 5.4.

5.2.

S.M. Sze Empirical Model
The S.M. Sze model [11], Eq. 5.3, is the sum of three terms, the terms

representing the tunneling (Eq. 5.4a), excess (Eq. 5.4b), or diffusion (Eq. 5.4c) current.
The excess current requires a fitted parameter, B2, which can be easily obtained from the
post-valley slope of the I-V curve on a semi-log plot. The diffusion current is the
standard ideal diode equation, where k is Boltzmann’s constant, T is the temperature, and
J0 is the saturation current.
J Total = J Tunnel + J Excess + J Diffusion

(5.3)

⎡ ⎛ 1 ⎞
⎤
⎛J ⎞
J Tunnel = ⎜ P ⎟ × V × exp ⎢ − ⎜ ⎟ (V − VP ) ⎥
⎝ VP ⎠
⎣ ⎝ VP ⎠
⎦

(5.4a)

J Excess = J V × exp ⎣⎡ B2 (V − VV ) ⎦⎤

(5.4b)

J Diffusion = J 0 × exp [ qVa / kT ]

(5.4c)

These model equations have several benefits over a polynomial or list fit. First,
all three current components (ITunnel, IExcess, IDiffusion) are summed together in order to
achieve the final results (ITotal). ITotal is a well-behaved and smooth function since each
term is itself well-behaved and smooth. Simulations performed with this model are
stable.

Second, all of the parameters used for the model are easily obtained from

measured I-V characteristics, or calculated from basic principles and ideal diode
equations.

49

IMeasured

10

ITunnel

Current (mA)

IExcess
IDiffusion

1

JP = 56.4 µA

ITotal

VP =
75 mV
JV = 31.3 µA

0.1

VV = 250 mV
B2 = 7.31 1/V
J0 = 97.9 aA
kT = 25.8 eV

0.01
-1.0

-0.5

0.0

0.5

1.0

Voltage (V)
Fig. 5.3.

Measured proximity diffused ETD, modeled ITunnel, IExcess, IDiffusion, and ITotal.
The table (inset) includes the model parameters used for ITotal. ITotal (S.M. Sze
Model) overestimates IMeasured over the entire bias range.

The S.M. Sze model was applied to a proximity diffusion ETD, Fig. 5.3. ITotal
overestimates the current for the entire bias range, and does not match the shape of the
measured device in some regions. In reverse bias, the modeled current is dominated by
ITunnel, which drastically overestimates the current. The measured data has a significant
bend, reducing the current flow through the device. Alone, ITunnel models the forward
bias tunneling current very well. However, IExcess adds a significant magnitude to ITunnel
resulting in an overestimation of ITotal in that region. Due to the fitted B2 parameter, the
excess current has the correct slope. However, the excess current does not dominate until
significantly after VV, therefore IV is too large and shifted to the left. Finally, IDiffusion
does not match the measured data at all. Instead of an increase in slope, the slope of the
measured curve begins to decrease, similarly to the reverse current. The values used for
the model parameters are displayed in the table in the inset of Fig. 5.3
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Fig. 5.4.

Measured Si/SiGe RITD, modeled ITunnel, IExcess, IDiffusion, and ITotal. The table
(inset) includes the model parameters used for ITotal. ITotal (S.M. Sze Model)
overestimates Imeasured over the entire bias range. ITunnel does not model the
shape of the tunneling currently accurately.

Similar to the ETD device, the S.M. Sze model overestimates the current of a
Si/SiGe RITD, shown in Fig. 5.4. The modeled tunneling current rises faster then
expected. Stays relatively flat around the peak and valley regions. This is in opposition
to the measured characteristic which rises more slowly, peaks sharply, and then falls off
more quickly. The model equation for JTunnel does not work well for a VP greater than
~0.1 V.

5.3.

Yan Empirical Model
Yan, et al. [12] developed a model that utilizes Gaussian curves in order to

address some of the issues seen in the S.M. Sze model. The Yan model, Eq. 5.5, is
composed of three terms, Eq. 5.6, 5.7, and 5.8. The rise in tunneling current, positive
differential resistance (PDR), uses the left side of a Gaussian. The NDR region is
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modeled with a separate right-sided Gaussian or an exponential. The post-valley current
is modeled with an exponential similar to the ideal diode equation. IPDR and INDR use a
characteristic standard deviation in order to determine the shape of the Gaussian curves,
which are independent of each other. The parameter “a” is a large constant (a >> 1), and
can be used to smooth out the curve in the region of VP.
I Total = I PDR * [1 − H (VP ) ] + I NDR * H (VP ) + I Diode

(5.5)

⎡ −(V − VP )2 ⎤
I PDR = (1/ 2) * I P * exp ⎢
⎥ * {1 − tanh [ a (V − VP )]}
2
σ
PDR
⎣
⎦

(5.6)

⎡ −(V − VP )2 ⎤
I NDR = (1/ 2) * I P * exp ⎢
⎥ * {1 − tanh [ a (V − VP )]}
2
σ
NDR
⎣
⎦

(5.7a)

⎡ −(V − VP ) ⎤
I NDR = (1/ 2) * I P * exp ⎢
⎥ * {1 − tanh [ a (V − VP )]}
σ
NDR
⎣
⎦

(5.7b)

I Diode = B * exp( D *V )

(5.8)

Constants B and D, as part of IDiode, are fitted to the post-valley I-V characteristic,
instead of-calculated from the ideal diode equations. ITotal utilizes two Heaviside step
functions, so that IPDR is only used from a bias of 0 V up to VP. Then, INDR takes over and
dominates until IDiode becomes large enough. Using piecewise equations tends to make
simulations unstable. However, Yan, et al. [12] and Prost, et al. [13], report that nonconvergence errors rarely occur.
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Fig. 5.5.

a = 10 1/V
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Measured Si/SiGe RITD, modeled with Yan Model (Eq. 5.5). The table insets
include the model parameters used for ITotal. The figure on the left (a) uses a
right sided Gaussian curve (Eq. 5.7a), whereas the right figure (b) uses an
exponential (Eq. 5.7b).

The Yan model has been applied to a Si/SiGe RITD, as seen in Fig. 5.5. For a
sharper valley, Fig. 5.5a, a Gaussian curve is used for INDR, Eq. 5.7a. For the RITDs,
there is a significant difference between the measured valley current, and the modeled
current, Fig. 5.5a. However, using an exponential for INDR (Eq. 5.7b), allows for a broad
valley that accurately models the measured results. The JP is overestimated by a small
amount. Larger PVCRs will result in IDiode contributing a fractionally smaller magnitude
to JP. The tunneling current models the measured characteristic very well, except at less
than 0.05 V. The modeled current is much greater than 0 A at a bias of 0 V, which can
result in significant simulation errors. This discrepancy will become smaller with larger
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VP values, due to the Gaussian “bell curve” nature of the model. Additionally, the model
does not work in reverse bias, requiring another piecewise term.

5.4.

Modified S.M. Sze Model
The S.M. Sze model (discussed in section 5.2) has been improved with several

simple modifications by the author. First, JTotal (Eq. 5.6) is the sum of two terms, JTunnel
and JExcess. The term JDiffusion is not used. In order to model the decrease in slope in
reverse bias, a denominator is added to JTunnel (Eq. 5.7a), where VA and A3 manipulates
when the denominator begins to decrease the slope. A4 is subtracted from VP-1 in the
numerator to determine the slope. The measured JP* is calculated by Eq. 5.8. The
correction factor is calculated from the effect of the denominator used in JTunnel, and the
value of JExcess (Eq. 5.7b) evaluated at VP.
J Total = J Tunnel + J Excess

J Tunnel

⎡ ⎛ 1 ⎞
⎤
⎛ J P* ⎞
⎜ V ⎟ ∗V ∗ exp ⎢ − ⎜ V ⎟ (V − VP ) ⎥
⎝ P⎠
⎣ ⎝ P⎠
⎦
=
1 − A3 ∗V ∗ exp ⎡⎣ − A4 (V − VA ) ⎤⎦

J Excess =

( J V / 2) ∗ exp ⎡⎣ B2 (V − VV ) ⎤⎦
1 + B3 ∗ exp ⎡⎣ B4 (V − VB ) ⎤⎦

J *P = [ J P -J Excess (VP )]* [ J P /J Tunnel (VP )]

(5.6)

(5.7a)

(5.7b)

(5.8)

Similar to JTunnel, an exponential was placed in the denominator of Eq. 5.7b, for
JExcess. Three additional parameters were added, B3, B4, and VB, which serve similar
functions as their counterparts in Eq. 5.7a. Many of the parameters, JP, JV, VP, VV, VA and
VB are easily extracted from the I-V characteristics. The rest of the parameters are fitted
to give the best fit possible.
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1

IMeasured

10

ITunnel
IExcess

Current (mA)

ITotal
0

10

JP = 56.4 µA
*
JP = 45.6 µA
VP =
75 mV

-1

10

-2

Va
A3
A4
JV/2

-0.2 V
27 1/V
10 1/V
= 15.6 µA

VV
B2
Vb
B3
B4

=
=
=
=
=

10
-1.0

=
=
=

250
7.87
0.81
0.34
7.40

mV
1/V
V
1/V

-0.5

0.0

0.5

1.0

Voltage (V)
Fig. 5.6.

Measured proximity diffused ETD, modeled using modified S.M. Sze model
(Eq. 5.6 & 5.7). The table (inset) includes the model parameters used for
ITotal. ITotal shows an extremely close fit too the measured data.

The device in Fig. 5.3, was remodeled with the modifications shown in Eq. 5.7
and 5.8. The modeled I-V characteristic closely matches the measured results, seen in
Fig. 5.6. The modifications made to the model corrected the deficiencies of the of the
S.M. Sze model. The modeled JP, JV, and PVCR are within 0.7% of measured, and VP,
VV are within 7.0% of measured, shown in Table 5.1.
Table 5.1.

Measured versus modeled peak and valley characteristics. The percent
change is included, and indicates that the model is very close to the
measured results.
JP
VP
JV

Measured Model % Change
56.4 µA 56.6 µA
0.35
75 mV
80 mV
6.67
31.3 µA 31.2 µA
0.32

VV

250 mV

265 mV

6.00

PVCR

1.80

1.81

0.68
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The modified model is perfectly smooth, and therefore convergence problems
during simulations are rare. Parameters are easily extracted from and fitted to measured
data. The equations are easy to work with, and SPICE compatible. Modeled current is
not significantly overestimated at any bias. The shape of the modeled curve closely fits
the measured data.

5.5.

Adding Temperature Variability to the Modified Model

473K
413K
373K
333K
296K

50

37
3K

40

0.1

Measured
Model

Measured
Model

-1.0

-0.5

0.0

0.5

30
0.0

1.0

0.2

0.3

Voltage (V)

Voltage (V)
(a)
Fig. 5.7.

0.1

29
6K

33
3K

1

41
3K

60

Current (µA)

Current (mA)

10

47
3K

70

(b)

Modified model applied to the proximity diffusion ETD at multiple
temperatures. (a) The Modeled I-V characteristics fit the measured data in
forward and reverse bias for all temperatures. (b) Close up of the peak and
valley characteristics.

The temperature results for the proximity diffused ETDs discussed in Chapter 4
have been modeled in Fig. 5.7. Only five temperatures - 296K, 333K, 373K, 413K, and
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473K – have been modeled. The forward and reverse bias characteristics, Fig. 5.7a, fit
the characteristics well over the entire bias range.
A close-up of the peak and valley, Fig. 5.7b, shows only small differences
between measured and modeled. In Table 5.2 the difference between measured and
modeled VP and VV, with a maximum percent change of 7%, are listed. The same
comparison is made for IP and IV in Table 5.3. All differences are within 3%.
Table 5.2.

Measured versus modeled VP and VV characteristics. The difference between
and percent change between measured and modeled are small, indicating
that the model is a good fit.
VP (V)
Temperature
VV (V)
(K)
Meas.-Model %Change Meas.-Model %Change
296
-0.005
6.67
-0.015
6.00
333
-0.005
6.67
-0.010
4.26
373
-0.005
6.67
-0.005
2.33
413
-0.005
6.67
-0.005
2.56
473
0.000
0.00
-0.010
6.45

Table 5.3.

Measured versus modeled IP and IV characteristics. The difference between
and percent change between measured and modeled are small, indicating
that the model is a good fit.
IP (mA)
Temperature
IV (mA)
(K)
Meas.-Model %Change Meas.-Model %Change
296
-0.161
0.29
0.055
0.18
333
-0.167
0.29
0.031
0.09
373
-0.153
0.25
-0.089
0.21
413
-0.178
0.29
1.463
2.98
473
0.000
0.00
1.190
1.97

5.5.1. Modeling Parameters vs. Temperature
The model parameters used in Fig. 5.7 were manually fitted for each temperature.
Several parameters, VP, Va, A4, Vb were held constant at 0.075V, 0.2V, 10V-1, 0.81V,
respectively. Appropriate function fits for the other parameters were found, as a function
of temperature.
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= a × exp ( b × T )

a = 5.25 (µA)
-3
b = 3.71 (10 /K)

25

30

(1/V)

25

20
A3 =

A0 + A1 × exp( R 0 × T )
B0 + B1 × exp( R1 × T )
-3

A0 = 4.29x10
B0 = 0.360 (mV)
9
7
B1 = 6.27x10 (V)
A1 = 2.32x10
-3
-3
R0 = -73.6 (10 /K) R1 = -72.6 (10 /K)

15
(1/2)*JV

10

300

350

20

(1/2)*JV (µA)

(1 2 ) JV

A3

15

400

450

Temperature (K)
Fig. 5.8.

Model parameters A3 and (1/2)JV versus temperature. Curve fits (solid lines
and equations) are provided in the figure.

A plot of A3 and ½*JV versus temperature is shown in Fig. 5.8. JV was modeled
with a simple exponential function. A simple exponential was used for ½*JV. However,
due to the more complex nature of A3, a fraction with exponentials in the numerator and
denominator was needed. Similarly, exponential fits for VV and JP versus temperature
can be found in Fig. 5.9. Included in the figure are the resulting JP* values, which do not
follow a simple exponential relationship. The change in coefficients B2, B3, and B4
versus temperature, Fig. 5.10, use natural logarithm, line, and exponential fits,
respectively.
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C0 = 300 (mV) C1 = -14.0 (mV)
-3
R2 = 4.32 (10 /K)

0.24

VV (V)

0.23

65

*

60

JP

0.22
0.21

JP

{

}

J P = J P 0 × A × 1 − exp ⎡⎣ B1 × (18.7 + T )⎤⎦
JP0 = 56.4 (µA) A = 1.27
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*

VV

70

VV = C 0 + C1 × exp( R2 × T )

JP & JP(µA)

0.25

-3

B1 = -4.92 (10 /K)

0.20

50

0.19
300
Fig. 5.9.

350
400
450
Temperature (K)

45

Model parameters VV and JP versus temperature. Curve fits (solid lines and
equations) are provided in the figure. Calculated JP* does not follow a simple
exponential fit.
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b = -72.4 (1/V)

(AU)

10

5

B2
B4

B4 = A + B*T
A = -0.254 (1/V)
B = 0.0238 (1/VK)
B3 = a*exp(b*T)

0

-3

a = 1.05x10
-3
b = 20.2x10

B3
300

350

400

450

Temperature (K)
Fig. 5.10. Model parameters B2, B3, and B4 versus temperature. Curve fits (solid lines
and equations) are provided in the figure.
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5.5.2. Model with Temperature Variability
Using the functions developed above, the I-V characteristics of the ETD can be
simulated accurately within the design space (298K up to 473K). The forward and
reverse bias simulated characteristics, Fig. 5.11a, fit very well. There is greater deviation
at larger biases. However, the fit close to VP and VV, Fig. 5.11b, is of greater importance.
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37
3K
33
3K

40

29
6K

1

41
3K

60
Current (µA)

Current (mA)

10

47
3K

70
473K
413K
373K
333K
296K

0.1
30

Measured
Simulated

-1.0

-0.5

0.0

0.5

1.0

0.0

Voltage (V)

Measured
Simulated

0.1

0.2

0.3

Voltage (V)

(a)

(b)

Fig. 5.11. Modified model, using temperature variability, applied to the proximity
diffusion ETD at multiple temperatures. (a) The Modeled I-V characteristics
fit the measured data in forward and reverse bias for all temperatures. (b)
Close up of the peak and valley characteristics.

In Table 5.4 the differences between measured and simulated VP and VV, with a
maximum percent change of 6.67%, are listed. The same comparison is made for IP and
IV in Table 5.5. All percent changes are within 3%. The changes for VP and VV are the
same as the manually fitted characteristics summarized in Table 5.2 and Table 5.3. The
average difference and percent change in IP and IV increased by approximately 1%.
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However, the range (maximum minus minimum) was reduced by about ½. The close fit
of the simulated characteristic to the measured shows that this model can be used for
accurate simulation of TD augmented circuits, which will be discussed in Chapters 6
and 7.

Table 5.4.

Measured versus simulated VP and VV characteristics. The difference
between and percent change between measured and modeled are small,
indicating that the model is a good fit.
VP (V)
Temperature
VV (V)
(K)
Meas.-Sim. %Change Meas.-Sim. %Change
296.00
-0.005
6.67
-0.015
6.00
333.00
-0.005
6.67
-0.010
4.26
373.00
-0.005
6.67
-0.010
4.65
413.00
-0.005
6.67
-0.005
2.56
473.00
0.000
0.00
-0.010
6.45

Table 5.5.

Measured versus simulated IP and IV characteristics. The difference between
and percent change between measured and modeled are small, indicating
that the model is a good fit.
IP (mA)
Temperature
IV (mA)
(K)
Meas.-Sim. %Change Meas.-Sim. %Change
296.00
-0.161
0.29
-0.026
0.08
333.00
-0.903
1.55
-0.289
0.80
373.00
-0.985
1.63
-0.334
0.80
413.00
-1.190
1.92
0.435
0.89
473.00
-1.190
1.85
0.866
1.44

5.6.

Conclusion
In conclusion, a modified version of S. M. Sze’s model was developed to

accurately simulate TDs with low VP.

The model uses parameters extracted from

empirical data. Temperature variability has been added to the model for additional
functionality. The model is perfectly smooth, and has been fitted to a proximity diffused
ETD. The model has been shown to fit the data very well, and has been employed in a
SPICE circuit simulator.
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CHAPTER 6

Simulation of Simple Circuits with Bistability
This chapter discusses the simulation of three simple circuits that exhibit a
bistable region. Bistability refers to a situation where an applied voltage causes the
circuit to latch onto one of two stable sense node voltages (VSN). Previous biasing
conditions determine which stable state VSN latches onto, and therefore the circuit can be
used as a memory cell. Three simple circuits, exhibiting bistability, consisting of a TD
serially connected to a resistor (section 5.1), NFET (section 5.2), or TD (section 5.3) as
the load are discussed below. All simulations utilize the modified Sze model discussed
in Chapter 5, and were completed with SIMUCAD’s Gateway (version 2.6.4.R) circuit
simulation suite.

6.1.

TD and Resistor in Series
The first circuit to be discussed is a resistor (load) in series with a TD (driver),

seen in the inset of Fig. 6.1. A load line analysis for VSN, Fig. 6.1, clearly shows why
bistability occurs. When the resistor is too small, for example 3.7 kΩ, the load line
intersects the TD curve (Driver) only at 1 point, indicating the value of VSN. Once the
resistor becomes large enough, 7.4 kΩ, the load line intersects the driver line at 3 points;
(1) near the peak, (2) in the NDR region, and (3) near the valley. The NDR region is
relatively unstable. Therefore there exist two stable VSN latching points, resulting in a
bistable circuit. Increasing the resistor more causes the difference between high and low
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VSN to increase. More importantly, the range of VDD that results in bistability increases a
lot. Therefore, VDD can fluctuate more and have a minimal effect on the output.

Current (µA)

75

Load
3.7 kΩ
7.4 kΩ
11.1 kΩ

50

25

0
0.0

VDD
RLoad

VSN
TD

Driver
TD

0.1

0.2

0.3

0.4

0.5

0.6

Voltage (V)
Fig. 6.1.

Load line analysis of Resistor (Load) in series with a TD (Driver). Three
different resistances are shown; (1) 3.7 kΩ, (2) 7.4 kΩ, and (3) 11.1 kΩ. As
resistance decreases, the region of bistability decreases until it disappears.
The inset to the figure shows the circuit schematic.

The I-V characteristic curves, Fig. 6.2 , show that VP and VV shift to the right.
Since the magnitude of IP is larger than IV, VP moves faster than VV. Eventually VP moves
past VV (VP > VV) , creating a region of bistability.

The critical resistance (Rcrit),

minimum resistance needed for bistability, may be obtained from Eq. (1) [1]. The
TD-only measured values of VP, VV, IP, and IV are used. The calculated Rcrit. for the
tunnel diode used in these simulations is 7.35 kΩ.
Rcrit . =

VV − VP
I P − IV
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(5.1)

In Fig. 6.2, the solid line represents a VDD being swept from low to high, and the
dashed line represents a reverse sweep. Over most of the I-V curve, the forward and
reverse sweeps overlap each other indicating only one stable latching point for VSN. For
the 7.4 kΩ, 11.1 kΩ, and 14.8 kΩ resistors, the forward and reverse sweep curves
separate for a region, indicating bistability. As the resistor increases, the range of VDD
that results in bistability also increases. Note that IP and IV do not change.

Current (µA)

7.4
k

3.7
k

Ω

Ω

0 kΩ

75

50

Ω

k
.1
1
1
kΩ
8
.
14

25
Forward
Reverse

0
0.0

0.2

0.4

0.6

0.8

1.0

1.2

VDD (V)
Fig. 6.2.

I-V characteristic for a resistor and TD in series. Forward and reverse VDD
sweeps shown in order to highlight bistable regions. As the resistor increases,
VP and VV also increase. Bistability occurs with at least 7.4 kΩ resistance.
The region of bistability increases as the resistor increases.

Recall that increasing temperature significantly (1) increases IP and IV, (2) shifts
VV to the left, and (3) has a minimal effect on VP. This causes the bistable region to shift
to the right (large VDD) and shrink in size. If the resistor is small enough, the bistability
region may even disappear, Fig. 6.3. For clarity, only three temperatures are shown; (1)
23oC, (2) 100oC, and (3) 200oC.
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0
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
Voltage (V)
Fig. 6.3.

I-V characteristics for 7.4 kΩ resistor in series with a TD at 23oC, 100oC, and
200oC. The bistable region shifts to the right, and decreases in size as
temperature increases. The Bistable region disappears for the 200oC
measurement.

Similar analysis can be performed on VSN, Fig. 6.4 and Fig. 6.5. First, just looking
at changes in resistance, Fig. 6.4, bistability does not occur until a 7.4 kΩ resistor is used.
As the resistance increases the region of bistability increases, and the difference between
the high (VH) and low (VL) voltages increase.

These observations agree with the

predictions made from the load line analysis, Fig. 6.1, and the I-V characteristics, Fig.
6.2. VSN for the 0 kΩ curve follows VDD exactly, since there is no voltage drop across the
resistor. Using the 0 kΩ line as a reference, none of the VH values are close to VDD,
indicating a very low gain (< 0.5) for this circuit.
Temperature has a similar effect on VSN, Fig. 6.5. The bistable region decreases in
size and shifts to the right as the temperature increases. At 200oC the bistability vanishes.
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Fig. 6.4.

VSN for multiple resistors at 23oC. As the resistance increases, the bistable
region increases in size and shifts to the right.
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Fig. 6.5.

VSN with 7.4 kΩ resistor in series with a TD at 23oC, 100oC, and 200oC. The
bistable region shifts to the right, and decreases in size as temperature
increases. The bistable region disappears for the 200oC measurement.
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The effects discussed here have been briefly discussed with actual measurements
elsewhere [1]. The results qualitatively agree with each other. There exists a minimum
resistance needed for bistability to occur. Increasing the resistance will increase the
bistable region, which can be seen in the I-V characteristics curves, and a plot of VSN vs.
VDD. Factoring in temperature, first time such an analysis has been completed, shows that
increasing temperature will decrease bistability, and possibly even makes it disappear. In
the end, this shows that the circuit is highly sensitive to both of these factors. This would
not be an appropriate circuit for digital logic and memory applications due to the
sensitivity to resistance, temperature, and low gain. However, it may be useful for on
chip temperature measurements.

6.2.

TD and NMOS in Series
For this circuit, inset of Fig. 6.6, there are two voltages to apply; (1) gate voltage

(Vg) and (2) drain voltage (VDD). Therefore, bistability can be achieved by holding the Vg
constant and sweeping VDD, or sweeping Vg and holding VDD constant.
The load line analysis for sweeping Vg can be seen in Fig. 6.6a. When Vg is too
small or too large (2.5 V and 3.5 V, respectively), there is only one allowable VSN state.
For a range of Vg, there exist two stable latching points and one relatively unstable
latching point in the NDR region. Note that in this case, VSN is bistable but the currents
for both states are equal to each other.
The load line analysis for sweeping VDD can be seen in Fig. 6.6b. When VDD is
too small or large (0.75 or 1.75, respectively), there is only one stable latching point for
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VSN. For a range of VDD, the circuit is bistable. Both the current through the circuit and
VSN are bistable for this case.
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Fig. 6.6.
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Load line analysis of NFET in series with TD. (a) Sweeping Vg and holding
VDD constant. (b) Sweeping VDD and holding Vg constant.

Results for sweeping the gate can be seen in Fig. 6.7. When VDD is too small, VSN
stays low. Once VDD becomes large enough, a large bistable region forms. As VDD
increases from this point, the bistability decreases and shifts a small amount to the left
(smaller biases). Smaller Vg biases can be achieved by using FET models with larger
gain, larger gate widths, and/or smaller gate lengths.
Case 2, sweeping VDD can be seen in Fig. 6.8.

VSN does not initial show

bistability, for Vg of 2.75 V. Once Vg gets large enough, a large bistability region occurs.
The bistable region decreases in size as Vg continues to increase, and it shifts significantly
to the left. One can see similar results for the I-V characteristics, Fig. 6.8b.
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Fig. 6.7.

Simulation results for the sense node (VSN). The VDD was held constant while
Vg was swept in both forward and reverse. No bistability occurs (0.75 V) until
a large enough VDD is applied. Then, increasing VDD decreases the region of
bistability.
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6.3.
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1.0

1.5 2.0
VDD (V)
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3.0

(b)

Simulation results for the (a)VSN and (b)current. The Vg was held constant
while VDD was swept in both forward and reverse. No bistability occurs (2.75
V) until a large enough Vg is applied. Then, increasing Vg decreases the
region of bistability and shifts it to the left.

Two TDs in Series
The load line analysis for TDs in series can be seen in Fig. 6.9. Similar to the

previous circuits, if VDD is to small or large there is only one stable latching point. For
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the remaining biases, VSN will be bistable, however the current is not.

The I-V

characteristics, Fig. 6.10, exhibit two peaks and valleys. Increasing temperature increases
both peaks and valleys, and shifts them to the left. This follows the effect of temperature
on one TD.
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Load line analysis of 2 TDs in series.

Vsn as a function of VDD for multiple temperatures, Fig. 6.11, clearly shows the
bistable region.

The bistable region starts at about the first peak (VP1) in the I-V

characteristic, and ends after the second valley (VV2). The bistable region decreases in
size, both horizontally and vertically, as temperature increases.

This agrees with

decreasing VV2-VP1 and decreasing PVCRs with increasing temperature. This circuit has
the best gain, (VH - VL)/VDD, upwards of 90%. This circuit is the best candidate for use in
a TSRAM cell, and will be discussed in Chapter 7.
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6.4.

Conclusion
The model developed in Chapter 5 was used in SIMUCAD’s Gateway SPICE

circuit simulator to simulate three simple circuits; (i) a resistor and TD in series, (ii) an
NFET and TD in series, and (iii) two TDs in series. These circuits were initialy analyzed
using Load Line analysis techniques, whose quantitative and qualitative results were
compared with the simulated results. Each circuit simulated operated as predicted, for
various biasing conditions, temperatures, and voltage sweeping directions. Each circuit
exhibited bistability for certain ranges of bias conditions and temperatures. Some of
these circuits will be used in more complex circuits, discussed in Chapter 7.

References for Chapter 6
1. Stephen Sudirgo, “The Integration of Si-based Resonant Interband Tunnel Diodes
with CMOS,” M. S. Thesis, Microelectronics Eng., Rochester Institute of Tech.,
2003.
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CHAPTER 7

Simulation of Tunneling Analogue to Digital Converter,
TSRAM cell, and Tunneling Logic Gates
This chapter discusses the simulation of (1) tunneling analog to digital converter
(ADC) comparator, (2) tunneling SRAM (TSRAM) cell, and (3) logic gates using the
model developed in Chapter 5. Advantages of TD augmented circuits will be discussed.
As in the previous chapter, simulations were performed using SIMUCAD’s Gateway
(version 2.6.4.R) circuit simulation suite.

7.1.

ADC Comparator
ADC comparators are used to digitize analogue signals. Ideally, a sinusoidal

input is transformed into a perfect square wave as the output, Fig. 7.1. The tripping
voltage (Vref) at which the output switches from high to low (THL) or low to high (TLH)
should be the same. The switch should occur instantaneously, with an infinite gain in the
output. A typical ADC using traditional devices [1] utilizes twelve transistors and six
Schottky diodes, Fig. 7.2a. However, the TD augmented comparator uses only one
transistor and two TDs, Fig. 7.2b. Additionally, the TDs can be integrated directly on top
of the source/drain regions of the MOSFET, saving a large amount of area.
A primary ADC comparator can be fed into the input of a secondary comparator
in order further digitize the output signal, as seen in Fig. 7.2b.

Simulations were

performed for such an arrangement. The output of the primary (Vout1) and secondary
(Vout2) comparators are measured for easy comparison. In the following simulations the
secondary ADC used TDs of fixed areas equal to ½ arbitrary units (AU) and 1 AU for the
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load and drive TDs respectively. The primary drive TD used 1 AU, whereas the load was
varied between (1) ½ AU, (2) 1 AU, and (3) 1.5 AU.
1

THL
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TLH
Vref

Vout (AU)

0
1

0
0

Fig. 7.1.
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30 40
Time (AU)
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70

Input (top) and output (bottom) of an ideal ADC comparator. Vtrip
corresponds to the input voltage at which the out switches from high to low
(THL) or low to high (TLH). The output is an ideal square wave.
VDD
VOUT

VDD2

VOUT

Primary

Secondary

VDD

VDD

VREF

VIN

AX

A1/2

VOUT
VIN
A1

A1

VSS

(b)

CLK

VSS

(a)
Fig. 7.2.

ADC compartor using (a) traditional devices [1], and (b) TDs. The traditional
comparator uses 12 transistors and 6 Shotky diodes. Areas (in AU) are given
as the subscripts of ½, 1, and X.
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Fig. 7.3.

1.0

(b)

(a) Vout1 and (b) Vout2 for all three sizes of the primary load TD. (a) Vout1
exhibit many kinks, or relatively low gains. (b) Vout2 is more digitized for all
cases. Notice that Vref increases as X (area) increases.

The simulated output of Vout1 and Vout2 can be seen in Fig. 7.3a and Fig. 7.3b. The
output versus input biases for the primary comparator, Fig. 7.3a, are not ideal. There are
undesired kinks and bends. The secondary output is more ideal, with very sharp THL and
TLH, Fig. 7.3b. However, a hysteresis effect occurs because Vref for THL does not equal
Vref for TLH; this is an undesired characteristic, which can be minimized through design of

the FET and TD I-V characteristics. The three different cases, with primary load TD
areas of 0.5 AU, 1 AU, and 1.5 AU, have varying amounts of hysteresis (X = 1.0 AU
being the smallest). Also note that Vref shifts to high biases as X increases. This is an
expected result [1] which may be used to design comparators for specific reference
voltages.
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Fig. 7.4.

Simulated output for Vout1 and Vout2 using a sinusoidal input. Vout2 is more
digital than Vout1. Increasing the area A of the load TD shifts Vref to high
biases.

Using a sinusoidal input for Vin, Vout1 and Vout2 were simulated, Fig. 7.4. Vout1 has
many kinks, and a Vlow that is not flat (significant dependence on Vin). Also, Vlow
increases with area (X), similarly to the increase in Vref. Vout2 is almost a perfect square
wave. Vhigh and Vlow are the same values for all three areas. However, Vref shows the
same dependence on area. A single ADC comparator works well for digitizing an analog
signal; however, adding a secondary comparator improves the output substantially. Since
one comparator is very small in device count and on chip footprint, adding a second
comparator will still be much smaller than the traditional comparator, shown in Fig. 7.2.
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7.2.

TSRAM cell

The TSRAM cell consists of two TDs in series (See Chapter 6.3) with current
source connected to the sense node (VSN), Fig. 7.5a. During operation, VDD would be held
constant, a memory state would be changed through current injection into VSN, and the
memory state would be read directly from VSN. Injecting a large enough positive current
causes VSN to go high (VH), and injecting a large enough negative current causes VSN to go
low (VL). In these simulations, both the load and drive TDs are exactly the same.
Therefore the current magnitude needed to latch (ILatch) high or low is exactly the same.
Constant current sources are complex circuits, and therefore an NFET is more
appropriate, Fig. 7.5b. This version of the TSRAM is very compact, using only one FET
and two TDs, versus the six FETs needed for traditional SRAM cells. Recall that TDs
may be integrated directly on top of MOSFET source/drain regions, therefore reducing
the size of TSRAM cells to approximately 1/5 of SRAM cells. Additionally, the Gate
and Source terminals may be used as the word line and bit line, respectively. This allows
for addressing of individual cells within a memory array. However, using a constant
current source allows for characterization of certain TSRAM parameters.
Using circuit in Fig. 7.5b, VSN versus Iin was simulated at multiple temperatures
and VDD biases, Fig. 7.7. Recall from Chapter 6.3, the bistability curve generated from
two TDs in series, Fig. 7.6. Recall that the region bistability decrease, in height and
width, as temperature increases. This is a result of the PVCR for the TDs decreasing, and
VV moving closer to VP. Similar results were found for VSN versus Iin, Fig. 7.7.

The vertical lines in Fig. 7.6 indicate the VDD biases for the simulation results in
Fig. 7.7 are found. At VDD equal to 0.18 V, Fig. 7.7a, the bistability is very narrow, with
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little variation with respect to temperature. For a VDD of 0.3 V, Fig. 7.7b, the bistable
region is very large. However its size is noticeably reduced with increasing temperature,
but does not disappear. For VDD equal to 0.4 V, the bistable region is still large, but a
little smaller over all. At the highest temperature (180oC), the bistability totally vanishes.

VCC

VCC
Word Line

VSN

VSN

Bit Line

I

(a)
Fig. 7.5.

(b)

TSRAM cell using a (a)current source or (b) NFET as the current injector.
The NFET version is more practical for use in a memory array.
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Fig. 7.6.

Bistability curve of two TDs in series. The bistable region decreases in size
with increasing temperature. Several vertical lines are provided for easy
reference to the VDD values used in later simulations.
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ILatch is the current at which VSN makes a large jump from low to high (write high)

or high to low (write low). This is the minimum current needed for a write operation.
Notice that for each case, the current need to latch high is equal to the magnitude needed
to switch low. Therefore, an input current of 0 A is at the center of the bistable region.
To write VH or VL, a “+” or “-“ ILatch current is injected into VSN, respectively. When a bit
is being stored in the TSRAM cell, no current is injected into the memory cell, and VSN
will maintain its previous VH or VL state.
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Fig. 7.7.

VSN versus Iin. VDD biases of (a) 0.18 V, (b) 0.3 V, and (c) 0.4 V. Increasing
temperature decreases the region of bistability. There exists a VDD that results
in a maximum bistable region for a particular temperature.
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Using the ILatch values obtained from the simulation curves in Fig. 7.7, and those
not shown here, ILatch versus VDD curves can be extracted, Fig. 7.8. The dashed curves are
quadratic fits to the simulated data points. For VDD biases that do not exhibit bistability,
ILatch is given a value of 0 A. Notice that the initial rise in ILatch starts at approximately

0.18 V for all temperatures. However, the high end ILatch cutoff decreases with increasing
temperature, agreeing with Fig. 7.6 and Fig. 7.7. For each temperature there is a VDD that
results in a maximum ILatch. This maximum ILatch value decreases and shifts to smaller
biases with increasing temperature.
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Fig. 7.8.

The ILatch current needed to latch to VH or VL. The dashed lines are quadratic
fits. Simulated data points are designated by symbols.

The maximum ILatch versus temperature, Fig. 7.9 (right axis), follows a quadratic.
However, the corresponding VDD follows a linear relationship with temperature, Fig. 7.9
(Left axis). A VDD of 0.3 V was chosen for a temperature of 100oC, a common high end
operating temperature. The chosen VDD was used the following simulations, where the
current source is an NFET, Fig. 7.5b.
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The maximum ILatch (right axis) and VDD (left axis) versus temperature. ILatch
data points were fitted with a quadratic. VDD was fitted with a line.

VWord = 1.75 V & VDD = 0.3 V
o

0.30

23 C

0.25

100 C

o

VSN (V)

o

200 C

0.20
0.15
0.10
0.05
0.00
0.0

0.1

0.2

0.3

0.4

0.

VBit (V)
Fig. 7.10. The maximum ILatch (right axis) and VDD (left axis) versus temperature. ILatch
data points were fitted with a quadratic. VDD was fitted with a line.
Holding the word line (VWord) at 1.75 V, VDD at 0.3 V, and sweeping the bit line
(Fig. 7.10) results in a curve similar to that shown in Fig. 7.7b. For temperatures rising
up to 100oC (the optimum temperature for the VDD used), the bistability increases in
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width a small amount. Temperatures increasing past 100oC result in larger decreases in
the bistability region.
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Fig. 7.11. The maximum ILatch (right axis) and VDD (left axis) versus temperature. ILatch
data points were fitted with a quadratic. VDD was fitted with a line.
A timing diagram of the TSRAM using an NFET can be seen in Fig. 7.11. When
the TSRAM cell is being written to, 1.5 V is applied to the wordline (the gate of the
NFET) . To write a VL the bit line is held low, and to write VH the bit line is brought to a
high bias (0.3 V in this case). During storage or read periods, the word line is kept low,
thereby turning the NFET off, preventing any current injection.

Notice that as

temperature increases VH decreases, and VL increases. Further simulations and analysis
can be performed using the TD model discussed in Chapter 5, which does not include
capacitance, inductance, or frequency response. Basic analysis of the TSRAM operation
has been reported elsewhere [2-5].
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7.3.

Basic Logic Gates

Four different basic logic gates were simulated; (1) OR, (2) NOR, (3) AND, and
(4) NAND. All circuits used two NFETs connected in series or parallel, and two serially
connected TDs. The load TD would have an area of 1 AU or 0.5 AU, whereas the drive
TD would be 0.5 AU or 1 AU. This would cause VSN to automatically latch high or low
without any current injection into VSN. For example, when the load TD is 0.5 AU and the
drive TD is 1 AU, VSN will latch low as shown in the load line analysis in Fig. 7.12. Once
a large enough positive current is injected into the center node, VSN will latch high. To
latch low again, the input simply needs to be removed. It is important that the large to
small area ratio of the TDs is greater than the PVCR of the TD’s I-V characteristics.
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Fig. 7.12. Load line analysis of two TDs in series, where the load is 0.4 AU, and the
drive is 1 AU. VSN (the intersection of the two curves) latches low until a
large enough positive current is injected into VSN.
When the load TD has an area of 1 AU, and the drive TD has an area of 0.5 AU,
VSN will normally latch high. A large enough negative current injection will latch VSN to
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a low value. This case is the same as that shown in Fig. 7.12, mirrored around a vertical
line at Vin = 0.175 V.
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NOR gate
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Fig. 7.13. Circuit schematics of (a) OR gate, (b) NOR gate, (c) AND gate, and (d)
NAND gate. All circuits use only two NFETs and two TDs.

The four logic gate circuit schematics can be seen in Fig. 7.13. The substrate or
body contacts (not shown in the figures) are connected to ground. Therefore, a high bias
on the NFET gates will cause the transistor to turn on. In Fig. 7.13, logic gates in the
same column have the load and drive TD areas, and the NFETs are connected to power
(column 1) or ground (column 2). Rows use the same NFET configuration of parallel
(row 1) or series (row 2). In this fashion, the circuit configurations follow a simple order
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that is in part similar to traditional CMOS logic gates. A simple set of rules may in the
future be used to develop more complicated circuits without the need to always use basic
logic gates. However, that is beyond the scope of this thesis.
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Fig. 7.14. Timing diagram of the four basic logic gates (a) OR, (b) NOR, (c) AND, and
(d) NAND. The output of each gate is correct, and drives nearly to full rails
of Vdd (0. 3 V).
The voltage transfer characteristics (VSN vs. Vin), Fig. 7.15, all show a hysteresis
of varying sizes. Only input “A” was swept in forward and reverse biases. Input “B”
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was held constant at low for OR and NOR gates, and high for the AND and NAND gates.
VSN drives nearly to full high rail (0.3 V) for the NOR and NAND gate, and pretty close

to full low rail. The OR and AND gate drives to full low rail (0 V); however, when high,
there is a significant dependence on VA.

These circuits were not optimized for

performance.
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Fig. 7.15. Voltage transfer characteristics of (a) OR gate, (b) NOR gate, (c) AND gate,
(d) NAND gate.
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7.4.

Conclusion

The model developed in Chapter 5, and knowledge gained from the simulation of
the simple circuits discussed in Chapter 6 was used to simulate (i) ADC comparators, (ii)
TSRAM cell, and (iii) four basic logic gates. The TD-augmented ADC comparator
successfully digitized sinusoidal inputs. The simulations performed show the viability of
TD augmented comparators, which use 1/6 the transistors and 2/3 as many diodes,
resulting in a large space savings on chip.
The TSRAM simulations agreed with prediction, and indicate that such memory
cells can operate well above room temperature. Simulations and work by Sudirgo, et al.
[3-5], indicate the viability of implementing TSRAM cells on chip. TSRAM can save
upwards of 80% on chip area, with vertical integration of the TDs directly on top of
MOSFET S/D regions.
Simulations of basic logic gates – (i) OR, (ii) NOR, (iii) AND, and (iv) NAND –
showed correct logic. Output voltages do not get high enough to drive the NFET
transistors used in the simulations. Therefore, chains of logic gates cannot be simulated
as is. More advanced transistor models may be employed in the future to investigate this
issue further.
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CHAPTER 8

Conclusion
Recently, N-on-P Si/SiGe RITDs have been integrated with NMOS transistors [16]. That study shows the viability of TD-augmented circuits. Large increases in space
savings can be achieved with the integration of P-on-N RITDs, which has only had
limited development in the past [7].

This thesis looked at the effect of i-layer

composition and P δ-doping concentration. SiGe/Si thicknesses were varied from (i)
2 nm/4 nm, (ii) 3 nm/3 nm, and (iii) 4 nm/2 nm. The effect of i-layer composition on
PVCR and JP indicates that maximizing both SiGe and Si thicknesses to 3 nm each is the
best configuration. A maximum PVCR of 1.06 was achieved, which is well below a
targeted PVCR of 2.0.
For the second experiment, P δ-doping concentrations of (i) 1.00×1014 cm-3, (ii)
1.25×1014 cm-3, (iii) 1.50×1014 cm-3, were used. The SiGe/Si i-layer thicknesses were
held constant at 4 nm/4 nm. The PVCR increased substantially with increases in the δdoping concentration. A concentration of 1.5×1014 cm-3 resulted in a maximum PVCR of
1.33.

Further development and study could improve RITD significantly improve

characteristics, and become suitable for TD-augmented circuits.
There has been large success with N-on-P Si/SiGe RITDs [8,9]. However, the
SiGe layer drastically reduces the thermal stability of the TD, and complicates the device
growth. Therefore RITDs that are only comprised of Si were also developed. The Si
RITD structure is the same as the optimal Si/SiGe developed by Jin, et al. [9], except that
all SiGe layer were grown as Si. P δ-doping concentrations of 0.75×1014 cm-3 (TD1) and
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1.00×1014 cm-3 (TD2) were used. Previous studies have shown that the optimal anneal
temperature is 5750C. Increasing the anneal time to 10 min. resulted in maximum JP and
PVCR values for TD1 and TD2 are 1.62 kA/cm2, 2.91 kA/cm2, 2.48, and 2.57,
respectively. The largest portion of PVCR increase occurred in the first 5 minutes of
annealing time. These devices have characteristics that are well above the requirements
needed for TD-augmented circuits.
CMOS circuits often operate at temperatures up to 1000C, or even higher. It is
therefore important to understand the effects of these elevated temperatures on TD
characteristics. The IV characteristics of Si/SiGe RITDs and proximity diffused Si ETDs
were measured at multiple temperatures from room temperatures up to 2000C. The
current density of the TDs increased with temperatures. However, JV increased more
rapidly than JP, resulting in an over-all decrease in PVCR with increasing temperature.
The PVCR for the RITD device decreased at a slower rate than for the ETD devices.
To compare the rate in change of JP, a plot of JP normalized over
JP(@ room temperature) versus temperature was made. A similar plot was done for JV.
It was found that JP increased with temperature at the same rate for all devices looked at.
However, JV increased at a faster rate for the ETD devices, than for the RITD devices.
The rate of change for both JP and JV is well-behaved, and exponential in nature. These
results agree with the PVCR observations previously discussed.
The temperature results obtained were used to develop a SPICE compatible model
that can be used to analyze the operation of TD-augmented circuits. Initially, piece-wise,
physics-based, and trigonometric empirical models were investigated. The trigonometrybased model developed by Yan, et al. [11], provided an over-all good fit. However, the
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model was poor in reverse bias, and close to a bias of 0 V. Additionally, the function
could lead to discontinuities and kinks in the slope. The model discussed by S. M. Sze,
[10] was then looked into. This model is perfectly smooth, and simpler. However, it
overestimates the magnitude of current over the entire bias range.
To overcome the deficiencies of the above models, the Sze model was modified to
fit with measured results. Modifications include; (i) removal of diffusion current term,
(ii) addition of current limiting denominators, (iii) simple modifications to the values
used in place of JP and JV. With the modifications made, very high accuracy fits were
made with proximity diffused ETDs.
The model was further modified to include temperature effects. To achieve this,
the model was fit to the I-V characteristics at multiple temperatures. Then, fits to the
model constants, including JP and JV, versus temperature were made. Each time the
temperature is changed, the model calculates new model coefficients and JP and JV,
which are then used in the model to calculate the appropriate I-V characteristic. The
latest version of the model fits the proximity diffused ETD device at temperatures
ranging from room temperature (230C) up to 2000C. Key parameters extracted from the
output of the model were within 7% of measured values. Furthermore, the parameters
were usually within 5%.
The model developed was then implemented into SIMUCAD’s Gateway (version
2.6.4.R) circuit simulation suite. Initially, three simple circuits were simulated; (i) a
resistor and TD in series, (ii) an NFET and TD in series, and (iii) two TDs in series. The
circuits were first analyzed using load line analysis techniques. The qualitative and
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quantitative results obtained were used to verify the simulated results for accuracy. Each
circuit simulated behaved as expected for various biasing conditions and temperatures.
Each circuit exhibited regions of bistability. Bistability can be used to simplify
traditional CMOS circuits including ADC comparators, digital logic ciruits, and memory
cells. Bistability is highly dependent on biasing conditions, temperature, resistance,
NFET characteristics, and TD characteristics.

In general, the region of bistability

decreases with increasing temperature. In other words, the performance of these simple
circuits degrades measurably with increasing temperature. Over-all, the two TDs in
series exhibited the best bistability characteristics, followed by the NFET in series with a
TD.
The knowledge gained from the simple circuits was used to simulate complex
circuits augmented with TDs: (i) ADC comparators, (ii) TSRAM cell, and (iii) basic logic
gates. The ADC comparator uses the information learned from an NFET in series with a
TD. A single comparator does digitize an analogue signal, but the output is not very
ideal. Connecting a second comparator to the output of the first causes the output to form
into a nearly perfect rectangular waveform. Changing the effective area, and therefore
the current magnitude of each TD significantly affects Vtrip of the comparator.
Knowledge gained from simulating two TDs in series was used for the TSRAM
simulations. Bistability is critical for proper operation of the TSRAM cell. VDD, Iinj. and
temperature sweeps shows how the bistability region changes. There is an optimum VDD
for each temperature where VH - VL and ILatch are maximized.

Correctly operating

TSRAM cells were simulated at multiple temperatures. The memory cell was written to
when the wordline with high, and the logic state was stored when the wordline was low.
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A VDD of 0.3 V was used, which is the optimum bias for a temperature of 1400C.
However, it is important to note that, VH - VL consistently decreases with increasing
temperature.
Finally, (i) OR, (ii) NOR, (iii) AND, and (iv) NAND gates were simulated. Each
logic gate gave the correct output. The swing in Vout is not large enough to drive other
logic gates. This limits the current usefulness of the logic gates designed. However,
further optimization of the gates, and the use of more advanced deep sub-micron NFET
gate models would improve the voltage swing of Vout.
Each complex circuit simulated uses far less devices than their traditional CMOS
counterparts.

The TD-augmented comparator used only one NMOS and two TDs,

whereas traditionally twelve FETs and six Schottky diodes are used. The TSRAM uses
two TDs and one NMOS, instead of six MOSFETs. All of the logic gates used various
arrangements of two TDs and two NMOS, instead of four MOSFETs. Also, recall that
TDs may be integrated on top of the S/D regions of MOSFETs, dramatically decreasing
on-chip footprint.

8.1.

Further Development and Application of Work Completed
Further development of the P-on-N Si/SiGe RITDs can lead to P-on-N Si RITDs.

Integrating these devices on top of NMOS transistors would be a huge advancement
towards TD-augmented circuits. Such technology could be used to greatly reduce on-cip
footprint of various circuits, simplify the layout of those circuits, and lead to reduced
power consumption and high operating frequencies.
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Improvements on the model developed can be made to remove limitations on VP.
Additionally, adding inductance and capacitance components could lead to simulation of
high frequency effects.

This would further verify the usefulness of TD-augmented

circuits. Such a model would allow circuit designers to completely design and simulate
TD-augmented circuits. This is necessary in order to fabricate TD-augmented circuits for
commercial products.
The developed model can additionally be adopted for use on advanced CMOS
transistors. Doping concentrations for S/D and body regions are approaching degenerate
levels of doping [12]. In other words, S/D junctions are looking more and more like
backward diodes. Eventually, they may look like ETDs. It is therefore very important
for circuit designers, and SPICE models to account for this behavior.

The model

developed here, along with the enhancements mentioned above, could be adjusted and
implemented into the MOSFET models.
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